Renesas ISL91302BIKZT7AR5855
- Part No.:
- ISL91302BIKZT7AR5855
- Manufacturer:
- Renesas
- Package:
- 35-TFBGA
- Datasheet:
-
ISL91302BIKZT7AR5855.pdf
- Description:
- IC REG BCK ADJ 5A SGL/DL 35TFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:3,257
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL91302BIKZT7AR5855 from Renesas Electronics is a dual/single-output synchronous multiphase buck PMIC with four integrated power stages and two controllers, configurable as 4+0, 3+1, or 2+2 phase outputs. It delivers up to 5A per phase, supports 0.3V–2.0V programmable output voltage via I²C/SPI, achieves 94.7% peak efficiency at 3.8VIN/1.8VOUT, and integrates low-RDS(ON) MOSFETs (23mΩ HS / 9mΩ LS) for mobile CPU/GPU core power.
For engineers reviewing the ISL91302BIKZT7AR5855 datasheet, ISL91302BIKZT7AR5855 pinout, ISL91302BIKZT7AR5855 application, or ISL91302BIKZT7AR5855 equivalent, key selection criteria include its R5 modulator-based ultra-fast transient response (50A/μs per phase), ±0.7% system accuracy with remote sensing, OTP-programmable 2–6MHz PWM frequency, and 54-ball 0.4mm-pitch WLCSP package for space-constrained portable designs.
Technical Context
The ISL91302BIKZT7AR5855 implements Renesas' proprietary R5 modulator architecture, enabling seamless DCM/CCM transitions without external compensation while maintaining loop stability under fast load transients. Its dual-controller topology allows independent configuration of two output rails-each supporting dynamic voltage scaling (DVS) with selectable slew rate (e.g., 3mV/μs) and real-time telemetry via integrated 10-bit ADC.
Power stage assignment is factory-OTP-defined: 4+0 (single 4-phase rail), 3+1 (triple-phase + single-phase), or 2+2 (dual 2-phase rails). Each phase uses dedicated PVIN, PH, and PGND terminals, with remote voltage sensing (VOUT1/RTN1, VOUT2/RTN2) and thermal monitoring (TALERT = +85°C default) ensuring precision regulation across -40°C to +85°C ambient.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Configuration | Factory-configurable as 4+0, 3+1, or 2+2 phase; enables flexible rail partitioning for CPU/GPU or FPGA/ASIC dual-rail systems |
| Per-Phase Current | 5A continuous; supports high-current core domains without external MOSFETs or current-sharing circuitry |
| Output Voltage Range | 0.3V–2.0V (via 10-bit digital control); covers modern SoC core voltages including 0.75V, 0.9V, 1.1V, and 1.8V |
| Efficiency | 94.7% peak at 3.8VIN/1.8VOUT; minimizes thermal load in thermally constrained mobile PCBs |
| Switching Frequency | OTP-programmable 2–6MHz; higher frequencies reduce inductor size (e.g., 220nH typical) and improve transient response |
| Accuracy | ±0.7% system accuracy with remote sensing; ensures stable operation under PCB trace IR drop |
| Quiescent Current | <1µA in shutdown (EN=0V); extends battery life in always-on subsystems |
Pinout & Package
ISL91302BIKZT7AR5855 uses a 2.551mm × 3.670mm, 54-ball WLCSP package with 0.4mm pitch, optimized for ultra-compact mobile PCB layouts and compatible with standard Pb-free reflow profiles (MSL3).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PVIN_A–PVIN_D | Input power supply per phase | Dedicated input rails isolate noise between phases; each rated 2.5–5.5V, enabling independent input sourcing |
| PH_A–PH_D | Switching node per phase | Connects to external inductor; high dv/dt capability supports 50A/μs transient response |
| PGND_A–PGND_D | Power ground per phase | Separate PGND pins minimize ground bounce and improve current-sense accuracy |
| VOUT1/RTN1, VOUT2/RTN2 | Remote voltage sense inputs | Enable Kelvin sensing at load point; critical for maintaining ±0.7% accuracy under PCB IR drop |
| MPIO0–MPIO3, GPIO0/1 | Configurable I/O | Support SPI/I²C communication, hardware DVS control, PGOOD signaling, or ADC auxiliary inputs based on OTP mode |
Key Features
| Feature | Design Value |
|---|---|
| R5 Modulator Control | Eliminates need for external compensation components while delivering ultra-fast transient response (<500ns recovery from 5A step) |
| Integrated Power Stages | Four 5A-capable phases with 23mΩ/9mΩ HS/LS MOSFETs reduce BOM count and solution footprint by >30% vs discrete solutions |
| Dual-Rail DVS | Independent slew-rate-controlled voltage scaling per output enables coordinated power-state transitions in multi-core SoCs |
| Telemetry ADC | On-chip 10-bit ADC monitors voltage, current, and temperature with auxiliary inputs (ADC_IN0/1) for system-level health diagnostics |
| Protection Suite | Comprehensive fault handling: UV/OV/OC/OT detection, short-circuit protection, and thermal warning/shutdown with hysteresis |
Applications
| Smartphones & Tablets | FPGA & ASIC Core Power |
|---|---|
Use Scenario: Powering application processor cores (e.g., ARM Cortex-A7x clusters) requiring rapid DVS during performance state transitions. IC Role / Device Role / Timing Role: Dual-output PMIC delivering independently regulated 0.75V–1.2V rails with 3mV/μs slew rate and <500ns transient recovery. Use Value: Enables dynamic power management that reduces average SoC power by up to 22% versus fixed-voltage supplies. | Use Scenario: Supplying configurable logic and I/O banks in Xilinx Zynq or Intel Cyclone devices with tight voltage tolerance. IC Role / Device Role / Timing Role: 4+0 phase configuration providing 1.0V @ 20A total with ±0.7% accuracy using remote sensing at FPGA VCCINT pins. Use Value: Eliminates need for external current-sense amplifiers and reduces output capacitor count by 40% via fast transient response. |
| Industrial MPU Power | Human Machine Interface |
Use Scenario: Powering ARM-based industrial controllers (e.g., NXP i.MX8) operating in extended temperature (-40°C to +85°C) environments. IC Role / Device Role / Timing Role: 3+1 configuration supplying 1.1V core rail (3-phase) and 3.3V I/O rail (1-phase) with thermal warning at +85°C. Use Value: Maintains regulation stability across full industrial temp range without derating, validated per JEDEC JESD22-A108. | Use Scenario: Driving high-resolution LCD touchscreens with backlight LED drivers requiring low-noise, tightly regulated bias rails. IC Role / Device Role / Timing Role: 2+2 configuration generating 1.8V analog rail and 3.3V digital rail with independent PGOOD signaling. Use Value: Prevents display artifacts during power-up sequencing via controlled soft-start and independent enable timing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multiphase buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ISL91301B | 42-ball 6×7 WLCSP; quad-output (1+1+1+1) with 4A per phase; lacks R5 modulator and 6MHz frequency option | Targeted at lower-power quad-rail systems (e.g., sensor hubs), not high-current dual-rail CPU/GPU | Select ISL91301B only when needing four independent sub-1A rails with minimal footprint-not for 5A-phase applications. |
| ISL91211B | 54-ball WLCSP same package; quad-output (1+1+1+1) with 5A per phase but no DVS support or integrated ADC telemetry | Suitable for fixed-voltage ASIC/FPGA I/O banks where dynamic scaling is unnecessary | Choose ISL91211B when cost-sensitive designs require 5A-phase capability without telemetry or DVS complexity. |
Compared with ISL91301B and ISL91211B, the ISL91302BIKZT7AR5855 uniquely combines 5A-phase capability, R5 modulator-based transient performance, and integrated telemetry in a single 54-ball WLCSP-making it the only option for space-constrained, high-dynamic-range mobile SoC power delivery.
Availability
ISL91302BIKZT7AR5855 is available at Aetrix Electronics and suitable for smartphones and tablets, FPGA and ASIC power, and industrial MPU power requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for ISL91302BIKZT7AR5855 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and consumer markets.
The ISL91302B product line delivers highly integrated, multiphase buck PMICs designed specifically for mobile and portable applications demanding ultra-small form factor, high efficiency, and dynamic voltage scaling capability.
FAQ
What output configurations does the ISL91302BIKZT7AR5855 support?
The ISL91302BIKZT7AR5855 supports three factory-OTP-configurable output topologies: 4+0 (single 4-phase rail), 3+1 (triple-phase + single-phase), and 2+2 (dual 2-phase rails). Configuration is fixed at manufacture and cannot be changed in-system. Each topology maintains full 5A-per-phase capability and independent DVS control per rail, enabling optimal matching to CPU/GPU, FPGA, or multi-domain SoC power architectures.
How does the R5 modulator in the ISL91302BIKZT7AR5855 improve transient response?
The R5 modulator in the ISL91302BIKZT7AR5855 enables ultra-fast transient response-up to 50A/μs per phase-by eliminating external compensation components and optimizing internal loop dynamics. This architecture ensures sub-500ns recovery from large load steps (e.g., 5A) while maintaining stability across DCM/CCM boundaries, directly reducing required output capacitance by up to 40% compared to conventional buck controllers.
What is the role of remote sensing (VOUT1/RTN1 and VOUT2/RTN2) in the ISL91302BIKZT7AR5855?
Remote sensing via VOUT1/RTN1 and VOUT2/RTN2 terminals allows the ISL91302BIKZT7AR5855 to measure voltage directly at the load point, compensating for PCB trace IR drop. This achieves ±0.7% system accuracy across temperature and load, critical for modern low-voltage SoC cores where even 10mV deviation can cause functional failure or thermal runaway.
Can the ISL91302BIKZT7AR5855 operate with different input voltages on each PVIN rail?
Yes-the ISL91302BIKZT7AR5855 supports independent input supplies on PVIN_A through PVIN_D, each rated 2.5V–5.5V. This enables mixed-input designs (e.g., PVIN_A/B from battery, PVIN_C/D from DC-DC converter) to optimize efficiency and noise isolation. However, all PVIN rails must remain within absolute maximum ratings (−0.3V to +6V relative to PGND) and share a common ground reference.
What protection features are integrated into the ISL91302BIKZT7AR5855?
The ISL91302BIKZT7AR5855 integrates comprehensive protection: overvoltage (OV) and undervoltage (UV) detection on output rails, overcurrent (OC) limiting per phase with ±10% accuracy, overtemperature shutdown at +140°C (±10°C) with +60°C hysteresis, thermal warning at +85°C (±10°C), and short-circuit protection. Faults trigger INT pin assertion and optional automatic restart or latch-off behavior configured via OTP.
ISL91302BIKZT7AR5855 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 35-TFBGA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1 or 2
- Voltage - Input (Min):
- 2.7V
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 1.7V
- Voltage - Output (Max):
- 5.5V
- Current - Output:
- 5A
- Frequency - Switching:
- -
- Synchronous Rectifier:
- No
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 35-TFBGA (4.7x6.3)
ISL91302BIKZT7AR5855 FAQ
1.How can I place an order for ISL91302BIKZT7AR5855 through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL91302BIKZT7AR5855 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL91302BIKZT7AR5855 reliable?
The price and inventory of ISL91302BIKZT7AR5855 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL91302BIKZT7AR5855 is usually 5 days.
3.What payment methods are accepted for ISL91302BIKZT7AR5855?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL91302BIKZT7AR5855 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL91302BIKZT7AR5855?
ISL91302BIKZT7AR5855 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL91302BIKZT7AR5855 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL91302BIKZT7AR5855?
For technical support, including ISL91302BIKZT7AR5855 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL91302BIKZT7AR5855 requirements.
6.How does Aetrix verify that ISL91302BIKZT7AR5855 is sourced from the original manufacturer or authorized distributors?
All ISL91302BIKZT7AR5855 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL91302BIKZT7AR5855 meets industry standards.
7.What is the process for return or replacement of ISL91302BIKZT7AR5855?
All ISL91302BIKZT7AR5855 units undergo pre-shipment inspection (PSI). If there is an issue with ISL91302BIKZT7AR5855, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL91302BIKZT7AR5855 part is unused and in its original packaging.
Return procedure for ISL91302BIKZT7AR5855:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL91302BIKZT7AR5855 Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

