Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Voltage Regulators - Linear + Switching

Renesas ISL9305IRTAANLZ-T

Name: ISL9305IRTAANLZ-T
Brand: Renesas
SKU: ISL9305IRTAANLZ-T
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: ISL9305IRTAANLZ-T

Manufacturer:: Renesas

Category:: Voltage Regulators - Linear + Switching

Package:: 16-WQFN Exposed Pad

Datasheet:: ISL9305IRTAANLZ-T.pdf

Description:: IC REG QUAD BUCK/LNR 3MHZ 16TQFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:6,000

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

ISL9305IRTAANLZ-T from Renesas Electronics is a dual-output mini-PMIC integrating two 3MHz synchronous step-down converters (800mA each) and two low-input LDOs (300mA each), with I²C programmability for dynamic voltage scaling in battery-powered microprocessor systems. It supports input voltages from 2.3V to 5.5V, delivers factory-adjustable DCD outputs and fixed LDO outputs (3.3V/2.9V), and operates in skip mode or forced PWM for efficiency optimization in portable electronics.

For engineers reviewing the ISL9305IRTAANLZ-T datasheet, ISL9305IRTAANLZ-T pinout, ISL9305IRTAANLZ-T application, or ISL9305IRTAANLZ-T equivalent, key selection considerations include its 4mm×4mm TQFN-16 package, I²C-controlled slew rate (0.225–28.8 mV/µs), dual power-good monitoring, active output discharge, and thermal shutdown at 155°C - all critical for Li-ion/Li-Polymer powered handheld devices requiring tight voltage sequencing and low quiescent current.

Technical Context

The ISL9305IRTAANLZ-T implements peak-current-mode PWM control for both buck converters, enabling fast transient response and cycle-by-cycle overcurrent protection. Its 3MHz switching frequency allows use of compact 1.5µH inductors and low-ESR ceramic capacitors, minimizing board area while maintaining stability across 0–800mA load range.

I²C interface (400kb/s) enables real-time configuration of output voltages (DCD: 0.825–3.6V @25mV/step; LDO: 0.9–3.6V @50mV/step), slew rates, skip/PWM mode selection, and power-good delay (1–200ms). The device supports independent enable/disable and active discharge per channel via register-controlled bleeding resistors (115Ω typical).

Key Specifications

Parameter	Value and Actual Design Meaning
Input Voltage Range (DCD)	2.3V to 5.5V - supports single-cell Li-ion (2.7–4.2V) and Li-Polymer batteries with margin for full charge and discharge.
Switching Frequency	2.6–3.4 MHz (typ. 3 MHz) - enables ultra-compact passive components and reduces EMI fundamental frequency above sensitive bands.
DCD Output Current	800 mA per channel - sufficient for core logic or memory rails in smartphones and portable media players.
LDO Output Current	300 mA per channel - suitable for I/O, analog, or peripheral rails with low-noise requirements (45 µV_RMS noise).
I²C Interface Speed	Up to 400 kb/s - compatible with standard Fast-mode I²C controllers for host-based dynamic voltage scaling.
Quiescent Current (Skip Mode)	50 µA typ. with both DCDs enabled - extends battery runtime during light-load standby states.
Thermal Shutdown Threshold	155°C with 30°C hysteresis - protects silicon integrity under sustained high-power operation in thermally constrained enclosures.

Pinout & Package

ISL9305IRTAANLZ-T is housed in a 4mm × 4mm, 16-lead TQFN package with exposed thermal pad (L16.4x4G). The package supports high thermal conductivity via soldered E-pad connection to PCB ground plane (recommended: 9 vias).

Pin/Terminal	Circuit Role	Design Meaning
VINDCD1	Main input supply for DCD1 and internal circuitry	Primary power rail; must be decoupled with ≥10µF input capacitor close to pin.
FB1	Feedback node for DCD1 output regulation	Connects to external resistor divider for adjustable versions; tied directly to VODCD1 for fixed-output variants like ISL9305IRTAANLZ-T.
SCLK	I²C clock input	Requires external pull-up; supports 400 kb/s timing; referenced to VINDCD1 domain.
SDAT	I²C bidirectional data line	Open-drain; requires external pull-up; shares voltage domain with SCLK.
VINLDO1 / VINLDO2	Independent LDO input supplies	Can be sourced from battery or DCD outputs; supports 1.5–5.5V with UVLO at ~1.4V.
VOLDO1 / VOLDO2	Fixed LDO outputs (3.3V / 2.9V)	Factory-programmed; no external feedback required; deliver low-noise, stable bias for sensitive analog circuits.
DCDPG	Open-drain power-good monitor for DCD1/DCD2	Asserts low if either converter's output falls outside ±9% nominal; delay programmable from 1–200ms via I²C.
SW1 / SW2	Switching nodes for DCD1/DCD2	Connect to inductor terminals; high di/dt paths requiring short, wide traces and minimized loop area.
GNDDCD1 / GNDDCD2 / GNDLDO	Separate ground returns	Isolated ground paths reduce coupling between switching and linear regulators; all connect to common system ground via E-pad.

Key Features

Feature	Design Value
Dual 3MHz synchronous buck converters	Enables use of 1.5µH inductors and 4.7µF output caps - reduces solution size by >40% vs. 1MHz alternatives.
I²C-programmable slew rate (0.225–28.8 mV/µs)	Prevents overshoot/undershoot during dynamic voltage transitions in CPU core scaling applications.
Active output discharge (115Ω bleed resistor)	Ensures rapid, controlled discharge of DCD outputs when disabled - eliminates hold-up voltage that could disrupt sequencing.
Programmable DCD power-good delay (1–200ms)	Allows precise coordination with system reset timing and other PMIC rails in multi-rail power architectures.
Separate ground pins for DCDs and LDOs	Minimizes noise coupling from switching regulators into low-noise analog/RF supply domains.

Applications

Smartphone Core Power	Portable Media Player I/O Rail
Use Scenario: Powers application processor core (e.g., ARM Cortex-A series) from single Li-ion cell with dynamic voltage/frequency scaling (DVFS). IC Role / Device Role / Timing Role: Dual-buck regulator provides independently controlled V_CORE and V_MEM; I²C interface synchronizes voltage changes with CPU clock domain transitions. Use Value: 3MHz operation and 800mA capability support sub-100ns transient response; skip mode maintains >85% efficiency at 10mA load, extending standby time.	Use Scenario: Supplies clean, sequenced power to audio codec, display interface, and USB PHY in handheld media devices. IC Role / Device Role / Timing Role: LDO1 (3.3V) and LDO2 (2.9V) deliver low-noise bias; DCD1/DCD2 power digital subsystems with programmable startup delays. Use Value: 45 µV_RMS output noise and separate LDO grounds prevent audible artifacts; I²C-controlled power-good ensures safe initialization before firmware execution.
DSP-Based Wearable Sensor Hub	Li-Polymer-Powered PDA System Rail
Use Scenario: Powers low-power DSP and MEMS sensor fusion engine in always-on wearable health monitors. IC Role / Device Role / Timing Role: DCD2 powers DSP core; LDO2 supplies precision ADC reference; I²C enables adaptive voltage scaling based on sensor activity. Use Value: 50 µA quiescent current in skip mode extends battery life beyond 7 days; thermal shutdown (155°C) prevents damage during skin-contact operation.	Use Scenario: Manages multiple voltage rails (core, I/O, backlight) in legacy PDA platforms using aging Li-Polymer cells. IC Role / Device Role / Timing Role: DCD1 (adjustable) powers 1.2V core; DCD2 (adjustable) powers 1.8V I/O; LDO1/2 supply 3.3V/2.9V peripherals. Use Value: Wide 2.3–5.5V DCD input range accommodates battery voltage sag; UVLO thresholds prevent brownout-induced crashes during deep discharge.

Smartphone Core Power

Portable Media Player I/O Rail

Use Scenario: Powers application processor core (e.g., ARM Cortex-A series) from single Li-ion cell with dynamic voltage/frequency scaling (DVFS).

IC Role / Device Role / Timing Role: Dual-buck regulator provides independently controlled V_CORE and V_MEM; I²C interface synchronizes voltage changes with CPU clock domain transitions.

Use Value: 3MHz operation and 800mA capability support sub-100ns transient response; skip mode maintains >85% efficiency at 10mA load, extending standby time.

Use Scenario: Supplies clean, sequenced power to audio codec, display interface, and USB PHY in handheld media devices.

IC Role / Device Role / Timing Role: LDO1 (3.3V) and LDO2 (2.9V) deliver low-noise bias; DCD1/DCD2 power digital subsystems with programmable startup delays.

Use Value: 45 µV_RMS output noise and separate LDO grounds prevent audible artifacts; I²C-controlled power-good ensures safe initialization before firmware execution.

DSP-Based Wearable Sensor Hub

Li-Polymer-Powered PDA System Rail

Use Scenario: Powers low-power DSP and MEMS sensor fusion engine in always-on wearable health monitors.

IC Role / Device Role / Timing Role: DCD2 powers DSP core; LDO2 supplies precision ADC reference; I²C enables adaptive voltage scaling based on sensor activity.

Use Value: 50 µA quiescent current in skip mode extends battery life beyond 7 days; thermal shutdown (155°C) prevents damage during skin-contact operation.

Use Scenario: Manages multiple voltage rails (core, I/O, backlight) in legacy PDA platforms using aging Li-Polymer cells.

IC Role / Device Role / Timing Role: DCD1 (adjustable) powers 1.2V core; DCD2 (adjustable) powers 1.8V I/O; LDO1/2 supply 3.3V/2.9V peripherals.

Use Value: Wide 2.3–5.5V DCD input range accommodates battery voltage sag; UVLO thresholds prevent brownout-induced crashes during deep discharge.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual-buck + dual-LDO PMIC applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
TPS65023RSBR	3.3V/1.8V fixed LDOs; 600mA DCDs; 2.25MHz switching; no I²C slew rate control	Lacks programmable slew rate and active discharge; lower max DCD current limits sequencing margin in high-dV/dt systems	Select when cost sensitivity outweighs need for fine-grained voltage ramp control and fast discharge.
RT8070ZSP	Single 1.2V/1.8V fixed LDO pair; dual 1A DCDs; 2.5MHz; I²C but no slew rate registers	Higher DCD current but no LDO voltage programmability; missing DCDPG delay programming and thermal hysteresis spec	Prefer for higher-current DCD needs where LDO flexibility is secondary and thermal robustness is verified externally.

Compared with TPS65023RSBR and RT8070ZSP, the ISL9305IRTAANLZ-T uniquely combines I²C-controlled slew rate, active discharge, and 1–200ms programmable DCDPG delay - making it optimal for systems requiring precise voltage transition timing, rapid rail shutdown, and coordinated power sequencing without external timers or supervisors.

Availability

ISL9305IRTAANLZ-T is available at Aetrix Electronics and suitable for smartphone core power, portable media player I/O rail, DSP-based wearable sensor hub, and Li-Polymer-powered PDA system rail applications requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.

Supply support for ISL9305IRTAANLZ-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Renesas Electronics is a global semiconductor leader delivering trusted embedded solutions for automotive, industrial, infrastructure, and IoT markets, with expertise in power management, microcontrollers, and analog mixed-signal ICs.

The ISL9305 product line was designed specifically for space-constrained, battery-operated portable electronics requiring highly integrated, I²C-configurable power delivery with minimal external components and robust thermal performance.

FAQ

What is the default output voltage configuration for ISL9305IRTAANLZ-T?

The ISL9305IRTAANLZ-T is an adjustable-output version for both DCD1 and DCD2 (FB1/FB2 require external resistors), with factory-fixed LDO outputs of 3.3V (LDO1) and 2.9V (LDO2). This configuration is explicitly listed in the Ordering Information table on page 4 of FN7605 Rev 2.00, where "Adj" appears under FBSEL for DCD1 and DCD2, and "3.3"/"2.9" under SLV for LDO1/LDO2.

Does ISL9305IRTAANLZ-T support forced PWM mode for noise-sensitive applications?

Yes, ISL9305IRTAANLZ-T supports forced PWM mode for both DCD1 and DCD2 via I²C register bit control (DCD_PARAMETER register, bits B0/B1). This disables skip mode and maintains constant 3MHz switching regardless of load, reducing audible noise and EMI variability - critical for camera modules or audio subsystems powered by the same battery rail.

How is power-good signaling implemented on ISL9305IRTAANLZ-T?

ISL9305IRTAANLZ-T uses the open-drain DCDPG pin to indicate combined status of DCD1 and DCD2 outputs. It asserts low if either converter's output deviates beyond ±9% of nominal voltage. The assertion delay is programmable from 1ms to 200ms via I²C (SYS_PARAMETER register bits B5/B4), enabling synchronization with system reset controllers or FPGA configuration sequences.

What thermal management features does ISL9305IRTAANLZ-T include?

ISL9305IRTAANLZ-T integrates thermal shutdown at 155°C with 30°C hysteresis and relies on its 4mm×4mm TQFN package with exposed E-pad for heat dissipation. The datasheet specifies θ_JA = 40.2°C/W and θ_JC = 5°C/W, and recommends connecting the E-pad to a large PCB ground plane using nine thermal vias - essential for sustaining 800mA loads in ambient temperatures up to +85°C.

Can ISL9305IRTAANLZ-T actively discharge its DCD outputs when disabled?

Yes, ISL9305IRTAANLZ-T includes an internal 115Ω bleeding resistor per DCD channel, enabled by default and controllable via DCD_PARAMETER register bits B2/B3. When DCD1 or DCD2 is disabled via I²C, the corresponding output is actively discharged to near-zero volts within milliseconds - preventing unintended biasing of downstream circuitry and ensuring clean power sequencing.

ISL9305IRTAANLZ-T Specifications

Product attributes: Attribute value

Manufacturer:: Renesas

Series:: -

Package/Case:: 16-WQFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Topology:: Step-Down (Buck) (2), Linear (LDO) (2)

Number of Outputs:: 4

Frequency - Switching:: 3MHz

Voltage/Current - Output 1:: 0.8V ~ 5.5V, 800mA

Voltage/Current - Output 2:: 0.8V ~ 5.5V, 800mA

Voltage/Current - Output 3:: 3.3V, 350mA

w/LED Driver:: No

w/Supervisor:: No

w/Sequencer:: No

Voltage - Supply:: 1.5V ~ 5.5V

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 16-TQFN (4x4)

ISL9305IRTAANLZ-T FAQ

1.How can I place an order for ISL9305IRTAANLZ-T through Aetrix?

Please submit a Request for Quotation (RFQ) for ISL9305IRTAANLZ-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for ISL9305IRTAANLZ-T reliable?

The price and inventory of ISL9305IRTAANLZ-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL9305IRTAANLZ-T is usually 5 days.

3.What payment methods are accepted for ISL9305IRTAANLZ-T?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL9305IRTAANLZ-T transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for ISL9305IRTAANLZ-T?

ISL9305IRTAANLZ-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your ISL9305IRTAANLZ-T order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for ISL9305IRTAANLZ-T?

For technical support, including ISL9305IRTAANLZ-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL9305IRTAANLZ-T requirements.

6.How does Aetrix verify that ISL9305IRTAANLZ-T is sourced from the original manufacturer or authorized distributors?

All ISL9305IRTAANLZ-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL9305IRTAANLZ-T meets industry standards.

7.What is the process for return or replacement of ISL9305IRTAANLZ-T?

All ISL9305IRTAANLZ-T units undergo pre-shipment inspection (PSI). If there is an issue with ISL9305IRTAANLZ-T, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The ISL9305IRTAANLZ-T part is unused and in its original packaging.

Return procedure for ISL9305IRTAANLZ-T:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…