My Inquiry
My Account
Renesas ISL9305IRTHAANLZ-T
- Part No.:
- ISL9305IRTHAANLZ-T
- Manufacturer:
- Renesas
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 16-WQFN Exposed Pad
- Datasheet:
-
ISL9305IRTHAANLZ-T.pdf
- Description:
- IC REG QUAD BUCK/LNR 3MHZ 16TQFN
- Quantity:
- Payment:
- Shipping:
Inventory:11,115
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL9305IRTHAANLZ-T from Renesas (formerly Intersil) is a dual-buck + dual-LDO mini-PMIC for single-cell Li-ion/Li-polymer battery systems, integrating two 3MHz 1.5A synchronous step-down converters (DCD1/DCD2) and two 300mA low-input LDOs (LDO1/LDO2), with I²C programmability for dynamic voltage scaling in mobile SoC core and I/O rail power. It supports adjustable or factory-fixed outputs, skip-mode efficiency optimization, and power-good monitoring.
For engineers reviewing the ISL9305IRTHAANLZ-T datasheet, ISL9305IRTHAANLZ-T pinout, ISL9305IRTHAANLZ-T application, or ISL9305IRTHAANLZ-T equivalent, key selection criteria include its 2.5–5.5V DCD input range, 0.825–3.6V I²C-programmable DCD output (25mV/step), 0.9–3.6V I²C-programmable LDO output (50mV/step), 400kb/s I²C interface, and 4mm×4mm 16-pin TQFN package with exposed thermal pad.
Technical Context
The ISL9305IRTHAANLZ-T implements peak-current-mode PWM control for both DCD1 and DCD2, enabling fast transient response and cycle-by-cycle current limiting up to 1.5A per channel. Its 3MHz switching frequency permits ultra-compact 1.5µH inductors and low-ESR ceramic capacitors, reducing board area and cost.
I²C registers support independent configuration of DCD/LDO enable states, PFM/PWM mode selection, active discharge (115Ω bleed resistor), DCDPG delay (1–200ms), and on-the-fly slew rate control (0.225–28.8mV/µs). The device uses separate ground domains (GNDDCD1/GNDDCD2/GNDLDO) and features undervoltage lockout (2.2V for DCD inputs, 1.41V for LDO inputs) and thermal shutdown at 155°C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| DCD Input Voltage Range | 2.5V to 5.5V - supports direct connection to single Li-ion cell (2.7–4.2V) or boosted rail without external pre-regulation |
| DCD Output Current | Up to 1.5A per channel - sufficient for ARM Cortex-A/RISC-V application processor cores and GPU subsystems |
| LDO Input Voltage Range | 1.5V to 5.5V - enables flexible sourcing from battery or DCD outputs, with dropout as low as 80mV @ 300mA |
| I²C Interface Speed | 400kb/s - compatible with standard Fast-mode I²C controllers for real-time voltage sequencing and margining |
| Switching Frequency | 2.6–3.4MHz (typ. 3MHz) - allows use of 1.5µH inductors and sub-10µF output capacitance, minimizing footprint |
| Quiescent Current | 50µA typ. with both DCDs in skip mode - extends battery runtime in standby and light-load states |
| Operating Temperature | −40°C to +85°C - qualified for industrial and consumer handheld environments |
Pinout & Package
ISL9305IRTHAANLZ-T is housed in a 4mm × 4mm, 16-lead TQFN package with exposed thermal pad (PKG DWG L16.4x4G), optimized for high-power-density portable designs requiring efficient thermal dissipation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VINDCD1 | DCD1 input supply & internal circuit power rail | Primary power source for buck converter DCD1 and all internal analog/digital blocks; must be decoupled with ≥10µF ceramic capacitor |
| FB1 | DCD1 feedback node | Connects to external resistor divider for adjustable output; tied directly to VODCD1 for fixed-output versions like ISL9305IRTHAANLZ-T |
| SCLK | I²C clock input | Open-drain-compatible clock line; requires external pull-up to host logic voltage (1.8V/3.3V) |
| SDAT | I²C data bidirectional line | Open-drain data line; shares same pull-up as SCLK; supports read/write register access and status polling |
| VINLDO1 / VINLDO2 | LDO1/LDO2 input supplies | Accept 1.5–5.5V inputs; may be powered from battery or DCD outputs; each has independent UVLO (1.41V) |
| VOLDO1 / VOLDO2 | LDO1/LDO2 regulated outputs | Factory-set to 3.3V and 2.9V respectively for ISL9305IRTHAANLZ-T; programmable via I²C register 0x02/0x03 |
| DCDPG | Open-drain DCD power-good indicator | Asserts high after programmable 1–200ms delay when both DCD outputs are within ±3% of nominal; sinks current if either fails |
| SW1 / SW2 | DCD1/DCD2 switching nodes | Connect to inductor high-side terminals; require low-inductance layout and Kelvin sensing for stability |
| GNDDCD1 / GNDDCD2 / GNDLDO | Separate power grounds | Isolated ground returns minimize noise coupling between switching and linear regulators; E-pad must connect to system ground |
Key Features
| Feature | Design Value |
|---|---|
| Dual 1.5A 3MHz synchronous buck converters | Enables compact, high-efficiency core power delivery with <1.5mm² inductor footprint per channel |
| I²C-programmable DCD output voltage (0.825–3.6V, 25mV/step) | Supports dynamic voltage/frequency scaling (DVFS) for SoC performance optimization and battery life extension |
| Independent DCD skip-mode or forced-PWM operation | Maximizes light-load efficiency (>85% at 10mA) while ensuring low-noise operation in sensitive RF/analog sections |
| Active output discharge (115Ω bleed resistor) | Ensures rapid, controlled discharge of DCD outputs during shutdown-critical for multi-rail sequencing compliance |
| Programmable DCDPG delay (1–200ms) | Allows synchronization with system boot sequence and avoids false power-good assertions during startup transients |
| Separate ground domains and UVLO per regulator | Prevents cross-talk and ensures robust fault isolation in mixed-signal applications with diverse rail requirements |
Applications
| Smartphone Application Processor Power | Wearable Sensor Hub Supply |
|---|---|
Use Scenario: Powers ARM-based application processor (e.g., Cortex-A53/A72) with dynamically scaled core (VDD_CPU) and I/O (VDD_IO) rails from a single Li-ion cell. IC Role / Device Role / Timing Role: Dual-buck delivers 1.0–1.2V core and 1.8V I/O; dual-LDO provides clean 3.3V/2.9V for PMIC peripherals and sensors. Use Value: I²C-controlled slew rate prevents voltage overshoot during DVFS transitions; skip-mode extends standby time beyond 72 hours. |
Use Scenario: Supplies ultra-low-power MCU (e.g., Nordic nRF52840), MEMS accelerometer, and BLE radio in compact fitness tracker. IC Role / Device Role / Timing Role: DCD1 powers MCU core (0.9V); DCD2 powers radio PA (1.8V); LDO1/LDO2 deliver noise-free 3.3V/2.9V to analog sensors and crystal oscillator. Use Value: 50µA quiescent current in skip mode enables >30-day battery life; 3MHz switching eliminates audible coil whine. |
| Portable Medical Monitor | Industrial Handheld Terminal |
Use Scenario: Powers ECG front-end ASIC, display driver, and microcontroller in FDA-class portable diagnostic device. IC Role / Device Role / Timing Role: DCDs supply 1.2V digital logic and 3.3V analog section; LDOs provide isolated 3.3V/2.9V for precision ADC reference and touch controller. Use Value: Independent ground domains prevent switching noise from corrupting µV-level biopotential signals; thermal shutdown protects against enclosure overheating. |
Use Scenario: Delivers multiple rails to ruggedized Android terminal with barcode scanner, LCD, and cellular modem operating across −25°C to +70°C ambient. IC Role / Device Role / Timing Role: DCD1 powers application SoC (1.1V); DCD2 powers modem (1.8V); LDO1/LDO2 supply 3.3V logic and 2.9V camera interface. Use Value: −40°C to +85°C rating ensures reliability in uncontrolled environments; 400kb/s I²C enables field-upgradable voltage profiles. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-buck + dual-LDO PMIC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS65023BRSBT | Triple 1.5A buck + triple LDO; 2.7–6.5V input; no I²C slew rate control; fixed 2.25MHz switching | Higher integration but larger 5mm×5mm QFN; lacks fine-grained DCD voltage step (50mV vs. 25mV) and programmable DCDPG delay | Choose for systems needing third buck rail and higher input voltage tolerance; avoid when 3MHz+ switching or precise DVFS timing is required. |
| MAX20049ATGB/V+T | Dual 2A buck + dual 300mA LDO; 2.7–5.5V input; I²C interface; 2.2MHz switching; integrated watchdog | Higher current capability and safety features (ASIL-B ready); larger 4mm×4mm 24-pin TQFN; no active discharge resistor | Choose for automotive infotainment or ADAS edge devices requiring functional safety; avoid for space-constrained consumer wearables. |
Compared with TPS65023BRSBT and MAX20049ATGB/V+T, the ISL9305IRTHAANLZ-T offers finer 25mV DCD voltage resolution, 3MHz switching for smaller passives, and configurable 1–200ms DCDPG delay-making it optimal for compact, battery-sensitive mobile SoC power where layout area and dynamic voltage agility are critical.
Availability
ISL9305IRTHAANLZ-T is available at Aetrix Electronics and suitable for smartphone application processor power, wearable sensor hub supply, portable medical monitor, and industrial handheld terminal applications requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for ISL9305IRTHAANLZ-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation (formerly Intersil) is a global semiconductor leader specializing in microcontrollers, analog power management, and connectivity solutions for industrial, automotive, and consumer markets.
The ISL9305H product line was designed specifically for space-constrained, battery-powered mobile devices requiring highly integrated, I²C-configurable multi-rail power delivery with minimal external components and thermal footprint.
FAQ
What are the factory-set output voltages for ISL9305IRTHAANLZ-T?
The ISL9305IRTHAANLZ-T is configured with adjustable DCD outputs (FB1/FB2 pins used) and factory-fixed LDO outputs: LDO1 delivers 3.3V and LDO2 delivers 2.9V. These LDO voltages are set by laser-trimmed fuses and can be overridden via I²C registers 0x02 and 0x03 if I2C_CTRL bit (SYS_PARAMETER[6]) is enabled.
Does ISL9305IRTHAANLZ-T support forced PWM mode for noise-sensitive applications?
Yes, ISL9305IRTHAANLZ-T supports forced PWM mode for both DCD1 and DCD2 independently via DCD_PARAMETER register bits [0] and [1]. When forced PWM is enabled, the converters maintain constant 3MHz switching regardless of load, eliminating frequency modulation artifacts that could interfere with RF receivers or audio circuits.
How is power-good monitoring implemented on ISL9305IRTHAANLZ-T?
ISL9305IRTHAANLZ-T uses the open-drain DCDPG pin to indicate combined power-good status of DCD1 and DCD2. It asserts high (after a user-programmable 1–200ms delay) only when both outputs remain within ±3% of their nominal values. If either converter falls outside this window-or if both are disabled-the pin pulls low.
Can ISL9305IRTHAANLZ-T operate with input voltages below 2.5V?
No. ISL9305IRTHAANLZ-T has a DCD input UVLO threshold of 2.2V (rising) with 100mV hysteresis, but the recommended minimum operating input is 2.5V per datasheet specifications. Operation below 2.5V risks instability, reduced current capability, and potential failure to regulate-especially under load or temperature extremes.
What thermal management provisions does ISL9305IRTHAANLZ-T include?
ISL9305IRTHAANLZ-T integrates thermal shutdown at +155°C (with +30°C hysteresis) and relies on its exposed thermal pad (E-pad) for heat dissipation. The θJA is 40.2°C/W on a standard PCB; proper soldering of the E-pad to a large copper pour is essential to maintain junction temperature ≤125°C under full 1.5A load per DCD.
ISL9305IRTHAANLZ-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 16-WQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Topology:
- Step-Down (Buck) (2), Linear (LDO) (2)
- Number of Outputs:
- 4
- Frequency - Switching:
- 3MHz
- Voltage/Current - Output 1:
- 0.8V ~ 5.5V, 1.5A
- Voltage/Current - Output 2:
- 0.8V ~ 5.5V, 1.5A
- Voltage/Current - Output 3:
- 3.3V, 300mA
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 1.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-TQFN (4x4)
ISL9305IRTHAANLZ-T FAQ
1.How can I place an order for ISL9305IRTHAANLZ-T through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL9305IRTHAANLZ-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL9305IRTHAANLZ-T reliable?
The price and inventory of ISL9305IRTHAANLZ-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL9305IRTHAANLZ-T is usually 5 days.
3.What payment methods are accepted for ISL9305IRTHAANLZ-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL9305IRTHAANLZ-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL9305IRTHAANLZ-T?
ISL9305IRTHAANLZ-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL9305IRTHAANLZ-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL9305IRTHAANLZ-T?
For technical support, including ISL9305IRTHAANLZ-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL9305IRTHAANLZ-T requirements.
6.How does Aetrix verify that ISL9305IRTHAANLZ-T is sourced from the original manufacturer or authorized distributors?
All ISL9305IRTHAANLZ-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL9305IRTHAANLZ-T meets industry standards.
7.What is the process for return or replacement of ISL9305IRTHAANLZ-T?
All ISL9305IRTHAANLZ-T units undergo pre-shipment inspection (PSI). If there is an issue with ISL9305IRTHAANLZ-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL9305IRTHAANLZ-T part is unused and in its original packaging.
Return procedure for ISL9305IRTHAANLZ-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL9305IRTHAANLZ-T Tags
-
TPS6521905RHBR
Texas Instruments
-
MIC3385YHL-TR
Microchip Technology
-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments
-
A4402KLPTR-T
Allegro MicroSystems
-
BD71847AMWV-E2
ROHM Semiconductor
-
ADP5040ACPZ-1-R7
Analog Devices Inc.
-
LT3048IDC#TRPBF
Analog Devices Inc.
-
ADP5037ACPZ-R7
Analog Devices Inc.
-
XRP7714ILB-F
MaxLinear, Inc.
-
LTC3260EDE#TRPBF
Analog Devices Inc.
-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
