Renesas ISL9305IRTHBCNLZ-T
- Part No.:
- ISL9305IRTHBCNLZ-T
- Manufacturer:
- Renesas
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 16-WQFN Exposed Pad
- Datasheet:
-
ISL9305IRTHBCNLZ-T.pdf
- Description:
- IC REG QUAD BUCK/LNR 3MHZ 16TQFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,896
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL9305IRTHBCNLZ-T from Renesas (formerly Intersil) is a dual-buck + dual-LDO mini-PMIC for single-cell Li-ion/Li-polymer battery systems, integrating two 3MHz 1.5A synchronous step-down converters (DCD1 = 1.5V, DCD2 = 1.8V) and two I²C-programmable 300mA LDOs (LDO1 = 3.3V, LDO2 = 2.9V). It delivers precise, dynamically adjustable power to microprocessor core/logic rails in space-constrained portable devices.
For engineers reviewing the ISL9305IRTHBCNLZ-T datasheet, ISL9305IRTHBCNLZ-T pinout, ISL9305IRTHBCNLZ-T application, or ISL9305IRTHBCNLZ-T equivalent, key selection considerations include factory-fixed output voltages, 400kb/s I²C interface with on-the-fly slew rate control, skip-mode efficiency optimization, thermal shutdown at 155°C, and 4mm×4mm TQFN-16 packaging for high-density PCB layouts.
Technical Context
The ISL9305IRTHBCNLZ-T implements peak-current-mode PWM control for both buck converters, enabling fast transient response and pulse-by-pulse current limiting. Each converter supports programmable skip mode (PFM) under light load or forced PWM operation via I²C register control (DCD_PARAMETER[1:0]).
Its dual LDOs operate from 1.5V–5.5V input and deliver fixed factory-set outputs (3.3V/2.9V) with 50mV-step I²C reprogramming capability. The open-drain DCDPG pin provides programmable power-good monitoring (1–200ms delay) for system sequencing, while internal bleeding resistors (115Ω typ.) enable active output discharge upon disable.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| DCD1 Output Voltage | Factory preset 1.5V - eliminates external feedback resistors and reduces BOM count for core rail supply. |
| DCD2 Output Voltage | Factory preset 1.8V - optimized for I/O or memory interface voltage in mobile SoC applications. |
| LDO1 / LDO2 Outputs | Factory preset 3.3V / 2.9V - supports analog peripherals, sensors, or RF biasing without external configuration. |
| Switching Frequency | 3.0MHz ±0.4MHz - enables use of compact 1.5µH inductors and low-ESR ceramic capacitors for minimal footprint. |
| I²C Interface Speed | 400kb/s standard-mode - allows real-time dynamic voltage scaling during processor DVFS transitions. |
| Quiescent Current | 50µA typ. (both bucks enabled, no load) - extends battery runtime in standby and low-power sleep states. |
| Thermal Shutdown | 155°C threshold with 30°C hysteresis - protects against sustained overload or poor heatsinking in sealed enclosures. |
Pinout & Package
ISL9305IRTHBCNLZ-T is housed in a 4mm × 4mm, 16-lead TQFN package with exposed thermal pad (PKG DWG L16.4x4G). The E-pad must be soldered to PCB ground for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VINDCD1 (Pin 1) | Main input supply for DCD1 and internal circuitry | Accepts 2.5V–5.5V; powers entire IC - requires local 10µF input capacitance for stability. |
| FB1 (Pin 2) | Feedback node for DCD1 | Internally connected to 1.5V reference; shorted to VOLDO1 in fixed-output version - no external resistor divider needed. |
| SCLK (Pin 3) | I²C clock input | Requires external pull-up to VDDIO (1.8V–3.3V); timing compliant with 400kb/s Fast-mode I²C spec. |
| SDAT (Pin 4) | I²C data bidirectional line | Open-drain structure; shares same pull-up as SCLK - enables host-controlled voltage reconfiguration and status reads. |
| VINLDO1 (Pin 5) | LDO1 input supply | May be fed from DCD1 output (1.5V), battery, or another regulator - supports dropout as low as 120mV @ 300mA. |
| VOLDO1 (Pin 6) | LDO1 regulated output (3.3V) | Fixed 3.3V output with ±3% accuracy; supplies USB PHY, SD card interface, or auxiliary logic rails. |
| VOLDO2 (Pin 7) | LDO2 regulated output (2.9V) | Fixed 2.9V output; commonly used for camera sensor bias, audio codec, or touch controller supply. |
| VINLDO2 (Pin 8) | LDO2 input supply | Independent input path - allows flexible sourcing from DCD2 (1.8V) or higher-voltage rail for optimal efficiency. |
| GNDLDO (Pin 9) | Power ground for both LDOs | Separate ground return minimizes noise coupling between LDOs and switching converters. |
| DCDPG (Pin 10) | Open-drain DCD power-good indicator | Signals valid DCD1/DCD2 outputs after programmable 1–200ms delay - critical for safe processor boot sequencing. |
| FB2 (Pin 11) | Feedback node for DCD2 | Internally tied to 1.8V reference; shorted to VOLDO2 - eliminates external components for fixed 1.8V output. |
| VINDCD2 (Pin 12) | Input supply for DCD2 | Accepts 2.5V–VINDCD1; may share input with DCD1 or use independent path for noise isolation. |
| SW2 (Pin 13) | DCD2 switching node | Connects directly to one end of 1.5µH inductor - requires tight layout and Kelvin grounding to minimize EMI. |
| GNDDCD2 (Pin 14) | Power ground for DCD2 | Dedicated ground return path - routed separately from GNDDCD1 to prevent cross-talk between buck stages. |
| GNDDCD1 (Pin 15) | Power ground for DCD1 | Low-impedance return for high di/dt currents - must connect to E-pad via multiple vias for thermal and electrical performance. |
| SW1 (Pin 16) | DCD1 switching node | Connects directly to one end of 1.5µH inductor - layout symmetry with SW2 improves EMI balance in dual-buck topology. |
Key Features
| Feature | Design Value |
|---|---|
| Dual 1.5A 3MHz synchronous buck converters | Enables ultra-compact DC/DC stage with <10mm² total passive area - ideal for smartphones and wearables. |
| I²C-programmable output voltage slew rate | Configurable from 0.225 to 28.8 mV/µs - prevents overshoot/undershoot during dynamic voltage scaling in CPU DVFS. |
| Factory-fixed output voltages (1.5V/1.8V/3.3V/2.9V) | Eliminates four external feedback resistors and associated layout area - reduces design cycle time and test complexity. |
| Programmable DCD power-good delay (1–200ms) | Allows precise coordination of processor reset release, memory initialization, and peripheral enable sequencing. |
| Active output discharge via internal 115Ω bleeding resistor | Ensures rapid, controlled discharge of DCD outputs during shutdown - prevents floating rails and latch-up in downstream logic. |
| Thermal shutdown with 30°C hysteresis | Prevents thermal runaway under sustained overload while avoiding nuisance cycling near trip threshold. |
Applications
| Smartphone Application | Wearable System Power |
|---|---|
|
Use Scenario: Powering application processor core (1.5V), GPU I/O (1.8V), USB PHY (3.3V), and ambient light sensor (2.9V) from single Li-ion cell. IC Role / Device Role / Timing Role: Mini-PMIC providing four independent, sequenced, and dynamically controllable voltage rails with integrated power-good signaling. Use Value: Reduces total solution size by >30% vs discrete regulators; enables sub-100ms cold boot via programmable DCDPG delay. |
Use Scenario: Supplying MCU core (1.5V), BLE radio (1.8V), display driver (3.3V), and heart-rate sensor (2.9V) in compact fitness tracker. IC Role / Device Role / Timing Role: Single-chip power manager delivering low-noise, low-quiescent LDOs alongside efficient high-frequency bucks for mixed-signal operation. Use Value: Achieves >85% efficiency at 10mA load (skip mode) and <50µA quiescent current - extends battery life to 7+ days. |
| Portable Medical Instrument | DSP-Based Audio Player |
|
Use Scenario: Powering low-noise ADC front-end (2.9V LDO), digital controller (1.5V buck), communication interface (3.3V LDO), and signal chain (1.8V buck) in handheld ECG device. IC Role / Device Role / Timing Role: Integrated power solution minimizing conducted EMI and supply ripple to preserve analog measurement integrity. Use Value: LDO PSRR >55dB @ 1kHz and buck output ripple <15mVpp ensure <12-bit ENOB in 24-bit ADC measurements. |
Use Scenario: Delivering clean, sequenced power to DSP core (1.5V), audio DAC (1.8V), headphone amp (3.3V), and MEMS microphone bias (2.9V) in portable music player. IC Role / Device Role / Timing Role: Dual-buck + dual-LDO architecture isolating noisy digital supplies from sensitive analog audio paths. Use Value: Separate GNDLDO and GNDDCD grounds reduce inter-rail coupling; LDO output noise <45µVRMS preserves SNR >105dB. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multi-rail PMIC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS65023RSBR | Triple 2.5A/1.8A/1.8A bucks + single 300mA LDO; 2.5–5.5V input; no I²C slew rate control; 200kHz–1.2MHz switching. | Higher current capability but larger solution size; lacks fine-grained voltage ramp control for DVFS. | Preferred when >1.5A per rail or wider input range (up to 5.5V) is required; less suitable for tight EMI-constrained layouts. |
| RT5782AZSP | Dual 2A bucks + dual 300mA LDOs; 2.5–5.5V input; I²C interface; 2.5MHz switching; fixed 1.2V/1.8V/3.3V/1.2V outputs. | Higher buck current rating and identical feature set, but fixed LDO2 at 1.2V instead of 2.9V. | Valid alternative if 1.2V LDO suffices for target peripheral; verify compatibility with 2.9V-dependent sensors or interfaces. |
Compared with TPS65023RSBR and RT5782AZSP, the ISL9305IRTHBCNLZ-T offers tighter factory-set voltage matching (1.5V/1.8V/3.3V/2.9V), superior light-load efficiency via skip mode, and finer 25mV I²C voltage steps - making it optimal for Li-ion-powered portable devices requiring precise rail alignment and minimal footprint.
Availability
ISL9305IRTHBCNLZ-T is available at Aetrix Electronics and suitable for smartphone power management, wearable system integration, and portable medical instrumentation requiring stable component supply across production lifecycles.
Supply support for ISL9305IRTHBCNLZ-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader delivering trusted embedded design innovation, with deep expertise in power management, microcontrollers, and analog solutions.
The ISL9305H family was designed specifically for space-constrained, battery-powered portable electronics - integrating dual high-frequency bucks and dual LDOs into a single miniature package to replace multiple discrete regulators.
FAQ
What are the factory-programmed output voltages of the ISL9305IRTHBCNLZ-T?
The ISL9305IRTHBCNLZ-T has factory-set outputs: DCD1 = 1.5V, DCD2 = 1.8V, LDO1 = 3.3V, and LDO2 = 2.9V. These values are laser-trimmed during manufacturing and require no external resistors. The ISL9305IRTHBCNLZ-T supports I²C reprogramming of all four outputs within defined ranges (e.g., DCD1/DCD2: 0.825–3.6V at 25mV/step), but defaults to these fixed values at power-up unless modified via register writes.
Does the ISL9305IRTHBCNLZ-T support forced PWM mode for noise-sensitive applications?
Yes, the ISL9305IRTHBCNLZ-T supports forced PWM mode for both DCD1 and DCD2 via I²C register control (DCD_PARAMETER[1:0] bits). When enabled, the converters maintain constant 3MHz switching frequency regardless of load - eliminating audible noise and spectral artifacts common in skip mode, which is essential for audio, imaging, and precision analog subsystems.
How is power sequencing managed on the ISL9305IRTHBCNLZ-T?
Power sequencing is managed through the open-drain DCDPG pin (Pin 10), which asserts high only after both DCD1 and DCD2 outputs reach regulation within ±3%. Its delay is programmable from 1ms to 200ms via SYS_PARAMETER[5:4] bits. This allows precise coordination with processor reset deassertion and peripheral initialization - a critical function not handled by the ISL9305IRTHBCNLZ-T's internal logic alone but enabled via this hardware signal.
Can the ISL9305IRTHBCNLZ-T operate from a single 3.7V Li-ion cell throughout its full discharge curve?
Yes. The ISL9305IRTHBCNLZ-T supports input voltages from 2.5V to 5.5V on VINDCD1/VINDCD2 and 1.5V to 5.5V on VINLDO1/VINLDO2. With DCD1 set to 1.5V and DCD2 to 1.8V, both converters remain functional down to ~2.0V input (accounting for dropout), covering the full 4.2V–2.8V Li-ion discharge range. Its 3MHz operation maintains regulation even at low VIN due to short minimum on-time (70ns).
What thermal protection features does the ISL9305IRTHBCNLZ-T include?
The ISL9305IRTHBCNLZ-T integrates thermal shutdown at +155°C with +30°C hysteresis (re-enable at ~+125°C). This protects against sustained overload, poor PCB thermal design, or ambient temperature excursions. The thermal sensor monitors die temperature directly; shutdown is immediate and comprehensive - disabling all regulators and I²C interface until safe temperature is restored. No external thermal components are required.
ISL9305IRTHBCNLZ-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 16-WQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Topology:
- Step-Down (Buck) (2), Linear (LDO) (2)
- Number of Outputs:
- 4
- Frequency - Switching:
- 3MHz
- Voltage/Current - Output 1:
- 1.5V, 1.5A
- Voltage/Current - Output 2:
- 1.8V, 1.5A
- Voltage/Current - Output 3:
- 3.3V, 300mA
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 1.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-TQFN (4x4)
ISL9305IRTHBCNLZ-T FAQ
1.How can I place an order for ISL9305IRTHBCNLZ-T through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL9305IRTHBCNLZ-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL9305IRTHBCNLZ-T reliable?
The price and inventory of ISL9305IRTHBCNLZ-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL9305IRTHBCNLZ-T is usually 5 days.
3.What payment methods are accepted for ISL9305IRTHBCNLZ-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL9305IRTHBCNLZ-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL9305IRTHBCNLZ-T?
ISL9305IRTHBCNLZ-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL9305IRTHBCNLZ-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL9305IRTHBCNLZ-T?
For technical support, including ISL9305IRTHBCNLZ-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL9305IRTHBCNLZ-T requirements.
6.How does Aetrix verify that ISL9305IRTHBCNLZ-T is sourced from the original manufacturer or authorized distributors?
All ISL9305IRTHBCNLZ-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL9305IRTHBCNLZ-T meets industry standards.
7.What is the process for return or replacement of ISL9305IRTHBCNLZ-T?
All ISL9305IRTHBCNLZ-T units undergo pre-shipment inspection (PSI). If there is an issue with ISL9305IRTHBCNLZ-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL9305IRTHBCNLZ-T part is unused and in its original packaging.
Return procedure for ISL9305IRTHBCNLZ-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL9305IRTHBCNLZ-T Tags

-
TPS6521905RHBR
Texas Instruments

-
MIC3385YHL-TR
Microchip Technology

-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments

-
A4402KLPTR-T
Allegro MicroSystems

-
BD71847AMWV-E2
ROHM Semiconductor

-
ADP5040ACPZ-1-R7
Analog Devices Inc.

-
LT3048IDC#TRPBF
Analog Devices Inc.

-
ADP5037ACPZ-R7
Analog Devices Inc.

-
XRP7714ILB-F
MaxLinear, Inc.

-
LTC3260EDE#TRPBF
Analog Devices Inc.

-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

