My Inquiry
My Account
Renesas ISL9305IRTHBFNCZ-T
- Part No.:
- ISL9305IRTHBFNCZ-T
- Manufacturer:
- Renesas
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 16-WQFN Exposed Pad
- Datasheet:
-
ISL9305IRTHBFNCZ-T.pdf
- Description:
- IC REG QUAD BUCK/LNR 3MHZ 16TQFN
- Quantity:
- Payment:
- Shipping:
Inventory:9,530
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL9305IRTHBFNCZ-T from Renesas (formerly Intersil) is a dual-buck + dual-LDO mini-PMIC for single-cell Li-ion/Li-polymer battery systems, integrating two 3MHz, 1.5A synchronous step-down converters (DCD1 = 1.5V, DCD2 = 2.5V) and two I²C-programmable LDOs (LDO1 = 3.3V, LDO2 = 1.8V). It delivers high-efficiency power sequencing in space-constrained mobile SoC core/logic rails.
For engineers reviewing the ISL9305IRTHBFNCZ-T datasheet, ISL9305IRTHBFNCZ-T pinout, ISL9305IRTHBFNCZ-T application, or ISL9305IRTHBFNCZ-T equivalent, key selection considerations include factory-fixed output voltages, 400kb/s I²C interface with on-the-fly slew rate control, skip-mode efficiency optimization, and thermal shutdown with 155°C trip point.
Technical Context
The ISL9305IRTHBFNCZ-T implements peak-current-mode PWM control for both buck converters, enabling fast transient response and pulse-by-pulse current limiting. Its 3MHz switching frequency supports compact 1.5µH inductors and low-ESR ceramic capacitors.
I²C registers enable independent configuration of DCD1/DCD2 forced-PWM/skip mode, active discharge (115Ω bleeding resistor), phase alignment, and programmable DCDPG delay (1–200ms). LDO1/LDO2 support 50mV-step I²C voltage adjustment across 0.9V–3.6V, with dropout as low as 80mV at 300mA for VOUT > 2.8V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| DCD1 Output Voltage | Factory fixed at 1.5V - eliminates external feedback resistors and ensures stable SoC core rail without calibration. |
| DCD2 Output Voltage | Factory fixed at 2.5V - supplies memory or I/O voltage domain with guaranteed accuracy ±3% over -40°C to +85°C. |
| LDO1 Output Voltage | Factory fixed at 3.3V - powers analog peripherals or interface circuitry with <45µVRMS noise (10Hz–100kHz). |
| LDO2 Output Voltage | Factory fixed at 1.8V - targets low-voltage logic or sensor biasing with 100mV dropout at 300mA load. |
| Switching Frequency | 3.0MHz (±0.4MHz) - enables use of 1.5µH inductors and reduces output ripple without requiring large bulk capacitance. |
| I²C Interface Speed | 400kb/s standard-mode - supports dynamic voltage scaling during processor DVFS transitions with minimal bus overhead. |
| Quiescent Current | 50µA typical (both DCDs enabled, no load) - extends battery runtime in standby modes for portable devices. |
| Thermal Shutdown | 155°C trip with 30°C hysteresis - protects die integrity during sustained overload or poor PCB thermal design. |
Pinout & Package
ISL9305IRTHBFNCZ-T is housed in a thermally enhanced 4mm × 4mm, 16-lead TQFN package with exposed E-pad for optimal heat dissipation. Pin numbering follows top-view orientation per FN7724 Rev 2.00.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VINDCD1 (Pin 1) | Main input supply for DCD1 and internal circuitry | Accepts 2.5V–5.5V; powers entire IC - must be decoupled with ≥10µF ceramic capacitor near pin. |
| FB1 (Pin 2) | Feedback node for DCD1 | Internally connected to 1.5V reference; shorted to VOLDO1 in fixed-output version - no external divider required. |
| SCLK (Pin 3) | I²C clock input | 400kb/s compatible; requires external pull-up to VDDIO (1.8V–3.3V); timing compliant with Philips I²C spec. |
| SDAT (Pin 4) | I²C data bidirectional line | Open-drain; shares pull-up with SCLK; supports read/write register access including DCD/LDO voltage and mode control. |
| VINLDO1 (Pin 5) | Input for LDO1 | Supplied from VINDCD1 or separate rail (1.5V–5.5V); enables independent LDO sourcing for noise isolation. |
| VOLDO1 (Pin 6) | Fixed 3.3V LDO output | Delivers up to 300mA; regulated with 55dB PSRR @ 1kHz - suitable for ADC references or RF bias. |
| VOLDO2 (Pin 7) | Fixed 1.8V LDO output | 300mA capable; 80mV dropout at full load - ideal for low-voltage I/O or FPGA configuration banks. |
| VINLDO2 (Pin 8) | Input for LDO2 | Shares same input range as LDO1; allows flexible sourcing from DCD2 (2.5V) or main battery rail. |
| GNDLDO (Pin 9) | Power ground for both LDOs | Separate from buck grounds to minimize coupling; must connect to low-impedance ground plane under E-pad. |
| DCDPG (Pin 10) | Open-drain power-good indicator | Asserts high after programmable 1–200ms delay when both DCD outputs are within ±3% of nominal - used for system reset sequencing. |
| FB2 (Pin 11) | Feedback node for DCD2 | Internally tied to 2.5V reference; shorted to VOLDO2 in fixed-output version - eliminates external components. |
| VINDCD2 (Pin 12) | Input supply for DCD2 | 2.5V–5.5V range; may be tied to VINDCD1 or independently routed for input ripple isolation. |
| SW2 (Pin 13) | DCD2 switching node | Connects to one end of 1.5µH inductor; requires tight layout with low-inductance path to GND and output cap. |
| GNDDCD2 (Pin 14) | Power ground for DCD2 | Dedicated ground return for high-frequency switching current - must be isolated from analog/LDO grounds. |
| GNDDCD1 (Pin 15) | Power ground for DCD1 | Separate return path for DCD1 switching current; connects to E-pad via multiple vias for thermal and EMI control. |
| SW1 (Pin 16) | DCD1 switching node | Connects to one end of 1.5µH inductor; layout critical for minimizing radiated emissions and voltage overshoot. |
Key Features
| Feature | Design Value |
|---|---|
| Dual 1.5A 3MHz synchronous buck converters | Enables compact, high-density power delivery with <1.5A per rail and minimal external component count (1.5µH inductors, 1–10µF ceramics). |
| I²C-programmable DCD/LDO output voltages | Supports dynamic voltage scaling: DCDs adjustable 0.825–3.6V (25mV/step), LDOs 0.9–3.6V (50mV/step) - essential for SoC DVFS and multi-mode operation. |
| Programmable DCDPG delay (1–200ms) | Allows precise power-rail sequencing control - prevents latch-up or brown-out during startup/shutdown in multi-rail systems. |
| Active output discharge (115Ω bleed resistor) | Ensures rapid, controlled discharge of DCD outputs upon disable - prevents floating rails and improves system safety/reliability. |
| Thermal shutdown with 30°C hysteresis | Protects against sustained overload or inadequate heatsinking; automatic recovery at ~105°C avoids manual reset requirements. |
| Low-noise LDOs with 45µVRMS output noise | Meets stringent analog/RF supply requirements - eliminates need for additional filtering in sensitive signal-chain applications. |
Applications
| Smartphone Application | Wearable Sensor Hub |
|---|---|
Use Scenario: Powering application processor cores (1.5V) and memory interfaces (2.5V) while supplying analog sensors (3.3V) and low-power logic (1.8V) from a single Li-ion cell. IC Role / Device Role / Timing Role: Mini-PMIC providing four regulated rails with synchronized startup, I²C-controlled DVFS, and rail-specific power-good signaling. Use Value: Reduces BOM count by integrating dual bucks + dual LDOs in 4mm×4mm footprint; eliminates discrete sequencing ICs and external feedback networks. | Use Scenario: Supplying ultra-low-power MCU (1.8V LDO2), BLE radio (3.3V LDO1), and MEMS accelerometer (2.5V DCD2) from coin-cell or thin-film battery. IC Role / Device Role / Timing Role: Low-quiescent PMIC delivering sequenced, noise-clean rails with skip-mode efficiency below 100µA load. Use Value: Achieves >90% efficiency at 100µA load via skip mode; 45µVRMS LDO noise preserves sensor SNR without added ferrite beads or LC filters. |
| Portable Medical Monitor | DSP-Based Audio Player |
Use Scenario: Powering ECG front-end analog circuitry (3.3V LDO1), microcontroller (1.5V DCD1), display driver (2.5V DCD2), and touch controller (1.8V LDO2) from rechargeable Li-polymer. IC Role / Device Role / Timing Role: Medical-grade power manager with thermal protection, precise voltage accuracy (±3%), and programmable power-good timing for FDA-compliant boot sequences. Use Value: Factory-fixed outputs eliminate calibration drift; 155°C thermal shutdown meets IEC 60601-1 safety margins without external thermal sensors. | Use Scenario: Delivering clean, dynamically scaled voltages to DSP core (1.5V DCD1), audio codec (3.3V LDO1), DAC buffer (2.5V DCD2), and headphone amp bias (1.8V LDO2) in battery-powered player. IC Role / Device Role / Timing Role: Audio-optimized PMIC with low-noise LDOs, fast transient response, and I²C-controlled slew rates to prevent pop/click during volume transitions. Use Value: 0.225–28.8mV/µs programmable DCD slew rate suppresses audible artifacts; 55dB PSRR rejects digital noise coupling into analog audio paths. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multi-rail PMIC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS65023RSBR | Triple 1.5A buck + triple LDO; 2.25MHz switching; no I²C slew rate control; different pinout and register map. | Targets OMAP3-based designs; lacks DCDPG programmable delay and active discharge; higher quiescent current (80µA vs 50µA). | Choose for TI ecosystem compatibility or when needing third buck rail; not drop-in due to pinout/register incompatibility. |
| RT8070ZSP | Dual 2A buck + dual 300mA LDO; 2MHz; I²C interface; no factory-fixed voltage variants - all outputs require external feedback. | Requires more external components (4x FB resistors); no pre-configured 1.5V/2.5V/3.3V/1.8V option; higher minimum input voltage (2.7V vs 2.5V). | Prefer when higher current (2A) per buck is needed; avoid if board space or BOM simplification is critical. |
Compared with TPS65023RSBR and RT8070ZSP, the ISL9305IRTHBFNCZ-T offers the only factory-configured 1.5V/2.5V/3.3V/1.8V quad-rail solution in 4mm×4mm TQFN with integrated DCDPG delay programming and active discharge - reducing layout complexity and qualification effort for portable Li-ion designs.
Availability
ISL9305IRTHBFNCZ-T is available at Aetrix Electronics and suitable for smartphone power management, wearable sensor hubs, portable medical monitors, and DSP-based audio players requiring stable component supply and long-term lifecycle support.
Supply support for ISL9305IRTHBFNCZ-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation (formerly Intersil) is a global semiconductor leader specializing in microcontrollers, analog power management, and mixed-signal solutions for automotive, industrial, and consumer markets.
The ISL9305H product line was designed specifically for space-constrained, battery-powered portable electronics requiring highly integrated, I²C-configurable multi-rail power delivery with minimal external components.
FAQ
What are the factory-set output voltages for ISL9305IRTHBFNCZ-T?
The ISL9305IRTHBFNCZ-T has factory-programmed outputs: DCD1 = 1.5V, DCD2 = 2.5V, LDO1 = 3.3V, and LDO2 = 1.8V. These values are laser-trimmed during manufacturing and do not require external feedback resistors - simplifying layout and improving voltage accuracy to ±3% over temperature and line.
Does ISL9305IRTHBFNCZ-T support I²C-controlled dynamic voltage scaling?
Yes, the ISL9305IRTHBFNCZ-T supports full I²C-controlled dynamic voltage scaling: DCD1/DCD2 outputs are adjustable from 0.825V to 3.6V in 25mV steps, and LDO1/LDO2 from 0.9V to 3.6V in 50mV steps. Slew rate is programmable from 0.225mV/µs to 28.8mV/µs via DCD_SRCTL register to prevent system glitches during transitions.
How does the DCDPG pin function on ISL9305IRTHBFNCZ-T?
The DCDPG pin on ISL9305IRTHBFNCZ-T is an open-drain power-good indicator that asserts high after a user-programmable delay (1–200ms) when both DCD1 and DCD2 outputs are within ±3% of their nominal voltages. It serves as a hardware sequencer signal for downstream processors or FPGAs to initiate boot after stable power is confirmed.
What is the recommended input capacitor for ISL9305IRTHBFNCZ-T?
The recommended input capacitor for ISL9305IRTHBFNCZ-T is a 10µF, 6.3V X5R/X7R ceramic capacitor (e.g., Murata GRM21BR60J106KE19L, 0805 case) placed as close as possible to the VINDCD1 pin. This value satisfies ripple current handling and ESR requirements for stable 3MHz operation across the 2.5V–5.5V input range.
Can ISL9305IRTHBFNCZ-T operate in forced PWM mode under light load?
Yes, ISL9305IRTHBFNCZ-T supports forced PWM mode for both DCD1 and DCD2 via I²C register control (DCD_PARAMETER bits B0/B1). This disables skip mode and maintains constant 3MHz switching regardless of load - essential for noise-sensitive applications like audio or RF where variable-frequency PFM could cause interference.
ISL9305IRTHBFNCZ-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 16-WQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Topology:
- Step-Down (Buck) (2), Linear (LDO) (2)
- Number of Outputs:
- 4
- Frequency - Switching:
- 3MHz
- Voltage/Current - Output 1:
- 1.5V, 1.5A
- Voltage/Current - Output 2:
- 2.5V, 1.5A
- Voltage/Current - Output 3:
- 3.3V, 300mA
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 1.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-TQFN (4x4)
ISL9305IRTHBFNCZ-T FAQ
1.How can I place an order for ISL9305IRTHBFNCZ-T through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL9305IRTHBFNCZ-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL9305IRTHBFNCZ-T reliable?
The price and inventory of ISL9305IRTHBFNCZ-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL9305IRTHBFNCZ-T is usually 5 days.
3.What payment methods are accepted for ISL9305IRTHBFNCZ-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL9305IRTHBFNCZ-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL9305IRTHBFNCZ-T?
ISL9305IRTHBFNCZ-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL9305IRTHBFNCZ-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL9305IRTHBFNCZ-T?
For technical support, including ISL9305IRTHBFNCZ-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL9305IRTHBFNCZ-T requirements.
6.How does Aetrix verify that ISL9305IRTHBFNCZ-T is sourced from the original manufacturer or authorized distributors?
All ISL9305IRTHBFNCZ-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL9305IRTHBFNCZ-T meets industry standards.
7.What is the process for return or replacement of ISL9305IRTHBFNCZ-T?
All ISL9305IRTHBFNCZ-T units undergo pre-shipment inspection (PSI). If there is an issue with ISL9305IRTHBFNCZ-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL9305IRTHBFNCZ-T part is unused and in its original packaging.
Return procedure for ISL9305IRTHBFNCZ-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL9305IRTHBFNCZ-T Tags
-
TPS6521905RHBR
Texas Instruments
-
MIC3385YHL-TR
Microchip Technology
-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments
-
A4402KLPTR-T
Allegro MicroSystems
-
BD71847AMWV-E2
ROHM Semiconductor
-
ADP5040ACPZ-1-R7
Analog Devices Inc.
-
LT3048IDC#TRPBF
Analog Devices Inc.
-
ADP5037ACPZ-R7
Analog Devices Inc.
-
XRP7714ILB-F
MaxLinear, Inc.
-
LTC3260EDE#TRPBF
Analog Devices Inc.
-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
