My Inquiry
My Account
Renesas ISL9305IRTHWCLBZ-T
- Part No.:
- ISL9305IRTHWCLBZ-T
- Manufacturer:
- Renesas
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 16-WQFN Exposed Pad
- Datasheet:
-
ISL9305IRTHWCLBZ-T.pdf
- Description:
- IC REG QUAD BUCK/LNR 3MHZ 16TQFN
- Quantity:
- Payment:
- Shipping:
Inventory:3,248
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL9305IRTHWCLBZ-T from Renesas (formerly Intersil) is a dual-output PMIC integrating two 3MHz, 1.5A synchronous step-down converters (DCD1 = 1.2V, DCD2 = 1.8V) and two I²C-programmable LDOs (LDO1 = 2.9V, LDO2 = 1.5V), designed for single-cell Li-ion/Li-polymer battery-powered microprocessor systems in smartphones and portable instruments.
For engineers reviewing the ISL9305IRTHWCLBZ-T datasheet, ISL9305IRTHWCLBZ-T pinout, ISL9305IRTHWCLBZ-T application, or ISL9305IRTHWCLBZ-T equivalent, key selection considerations include factory-fixed output voltages, 400kb/s I²C interface with on-the-fly slew rate control, skip-mode efficiency optimization, thermal shutdown at 155°C, and 4mm×4mm TQFN-16 package compatibility with space-constrained mobile designs.
Technical Context
The ISL9305IRTHWCLBZ-T implements peak-current-mode PWM control for both buck converters, enabling fast transient response and pulse-by-pulse current limiting. Its 3MHz switching frequency supports ultra-small external 1.5µH inductors and low-ESR ceramic capacitors, reducing solution footprint.
I²C programmability enables dynamic voltage scaling: DCD outputs are adjustable from 0.825V to 3.6V in 25mV steps with configurable slew rates (0.225–28.8 mV/µs), while LDO outputs are set from 0.9V to 3.6V in 50mV steps - all under full digital control without external resistors.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| DCD1 Output Voltage | Factory-fixed 1.2V - eliminates feedback resistor network, reduces BOM count and layout area |
| DCD2 Output Voltage | Factory-fixed 1.8V - optimized for core logic or memory rail in low-voltage SoCs |
| LDO1 Output Voltage | Factory-fixed 2.9V - suitable for analog subsystems or RF bias requiring low-noise, stable supply |
| LDO2 Output Voltage | Factory-fixed 1.5V - matches common I/O or peripheral voltage requirements |
| Switching Frequency | 3.0 MHz (±0.4 MHz) - enables use of 1.5µH inductors and sub-2mm footprint, critical for thin mobile PCBs |
| I²C Interface Speed | 400 kb/s - supports real-time dynamic voltage scaling during processor DVFS transitions |
| Quiescent Current (All Enabled) | 100–130 µA - extends battery runtime in always-on sensor or standby modes |
| Thermal Shutdown Threshold | 155°C with 30°C hysteresis - protects against sustained overload or poor heatsinking in sealed enclosures |
Pinout & Package
ISL9305IRTHWCLBZ-T is housed in a thermally enhanced 4mm × 4mm, 16-lead TQFN package with exposed E-pad for optimal PCB heat dissipation. Pin numbering follows standard top-view orientation with pin 1 at top-left corner.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VINDCD1 (Pin 1) | Main input supply for DCD1 and internal circuitry | Accepts 2.5–5.5V; powers entire IC - must be decoupled with ≥10µF ceramic capacitor |
| FB1 (Pin 2) | DCD1 feedback node | Internally connected to fixed 1.2V reference - no external resistors required for this variant |
| SCLK (Pin 3) | I²C clock input | 400 kb/s compatible; requires external pull-up to VDDIO (1.8–3.3V) |
| SDAT (Pin 4) | I²C bidirectional data line | Open-drain; shares same pull-up as SCLK; supports multi-drop bus configuration |
| VINLDO1 (Pin 5) | LDO1 input supply | 1.5–5.5V range; may be sourced from DCD1, DCD2, or battery directly |
| VOLDO1 (Pin 6) | LDO1 regulated output | Fixed 2.9V, 300mA max - low dropout (≤250mV @ 300mA) enables operation near battery end-of-discharge |
| VOLDO2 (Pin 7) | LDO2 regulated output | Fixed 1.5V, 300mA max - optimized for noise-sensitive analog or interface circuits |
| VINLDO2 (Pin 8) | LDO2 input supply | Independent input path allows flexible power sequencing and source selection |
| GNDLDO (Pin 9) | Power ground for both LDOs | Must be routed separately from buck grounds to minimize noise coupling into LDO outputs |
| DCDPG (Pin 10) | Open-drain power-good indicator | Signals valid DCD1/DCD2 output status after programmable delay (1–200ms); requires external pull-up |
| FB2 (Pin 11) | DCD2 feedback node | Internally tied to fixed 1.8V reference - no external components needed |
| VINDCD2 (Pin 12) | Input supply for DCD2 | 2.5–5.5V; may share VINDCD1 or use independent source for sequencing control |
| SW2 (Pin 13) | DCD2 switching node | Connects to inductor; high dv/dt node - requires tight loop layout with local 1µF ceramic |
| GNDDCD2 (Pin 14) | Power ground for DCD2 | Separate ground return minimizes interference between DCD1 and DCD2 switching paths |
| GNDDCD1 (Pin 15) | Power ground for DCD1 | Must connect to E-pad via multiple vias; forms primary thermal and noise reference plane |
| SW1 (Pin 16) | DCD1 switching node | Connects to inductor; layout symmetry with SW2 improves EMI performance in dual-buck configuration |
Key Features
| Feature | Design Value |
|---|---|
| Dual 1.5A synchronous buck converters | Enables independent power domains for CPU core and memory, supporting heterogeneous SoC architectures |
| I²C-programmable slew rate (0.225–28.8 mV/µs) | Prevents overshoot/undershoot during DVFS transitions, eliminating need for external soft-start circuitry |
| Programmable DCDPG delay (1–200 ms) | Allows synchronization with system-level power sequencing timers and FPGA configuration windows |
| Active output discharge (115Ω bleed resistor) | Ensures rapid, controlled discharge of DCD outputs upon disable - critical for safe power-down in multi-rail systems |
| Ultrasonic skip mode (PFM) | Eliminates audible coil whine in consumer devices by shifting switching frequency above 20 kHz under light load |
| Thermal shutdown with 30°C hysteresis | Prevents thermal runaway during sustained overcurrent or ambient temperature excursions without latch-up |
Applications
| Smartphone Application | Portable Instrument Power |
|---|---|
Use Scenario: Powering application processor cores and memory interfaces in compact smartphone designs with single Li-ion cell. IC Role / Device Role / Timing Role: Dual-buck regulator supplies core (1.2V) and I/O (1.8V) rails; LDOs deliver clean 2.9V for camera ISP and 1.5V for sensors. Use Value: Factory-fixed outputs eliminate trimming resistors; 3MHz operation shrinks passive size by >50% vs. 1MHz alternatives. |
Use Scenario: Providing isolated, low-noise power to precision ADCs, op-amps, and wireless transceivers in handheld test equipment. IC Role / Device Role / Timing Role: LDO1 (2.9V) powers analog front-end; LDO2 (1.5V) supplies reference buffers; bucks feed digital subsystems. Use Value: 45 µVRMS LDO noise and <1.5% output accuracy ensure measurement integrity without post-regulation filtering. |
| DSP Core Supply | Multi-Rail Wearable System |
Use Scenario: Delivering dynamically scaled voltage to DSP cores during variable workload execution in voice-enabled edge devices. IC Role / Device Role / Timing Role: I²C-controlled DCD1 adjusts from 1.2V to 1.4V at 7.2 mV/µs slew rate during algorithm transitions. Use Value: On-the-fly voltage tuning reduces active power by up to 35% versus fixed-voltage operation at worst-case load. |
Use Scenario: Managing power for BLE SoC, display driver, and biometric sensor in ultra-thin wearable form factors. IC Role / Device Role / Timing Role: DCD2 (1.8V) powers BLE radio; LDO2 (1.5V) supplies sensor interface; DCDPG coordinates system reset timing. Use Value: 4mm×4mm footprint and integrated sequencing reduce total power solution area by 40% vs. discrete regulators. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-buck + dual-LDO PMIC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS65023RSBR | 2.25MHz switching, 1.8A/1.8A bucks, 300mA/200mA LDOs, I²C interface, but fixed 1.2V/1.5V/1.8V/2.8V outputs - no LDO programmability | Targeted at OMAP3-based platforms; lacks ultrasonic PFM and active discharge features | Choose when strict TI ecosystem alignment is required and LDO voltage flexibility is unnecessary |
| RT5782AZSP | 3MHz bucks (1.5A/1.5A), 300mA/300mA LDOs, I²C interface, but only supports factory-fixed DCD outputs - no on-the-fly DCD voltage adjustment | Optimized for cost-sensitive industrial HMIs; missing DCDPG delay programming and slew rate control | Choose for fixed-rail applications where dynamic voltage scaling is not required and RoHS+REACH compliance is prioritized |
Compared with TPS65023RSBR and RT5782AZSP, the ISL9305IRTHWCLBZ-T uniquely combines factory-set DCD/LDO voltages with full I²C programmability for both output levels and slew rates - enabling precise DVFS control without sacrificing production-ready simplicity.
Availability
ISL9305IRTHWCLBZ-T is available at Aetrix Electronics and suitable for smartphone power management, portable instrumentation, DSP core supply, wearable electronics, and multi-rail embedded systems requiring stable component supply across design-in, prototyping, and volume production phases.
Supply support for ISL9305IRTHWCLBZ-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader delivering trusted embedded design innovation through high-performance, mixed-signal solutions for automotive, industrial, infrastructure, and IoT markets.
The ISL9305H series was developed by Intersil (acquired by Renesas in 2017) specifically for space-constrained, battery-powered mobile devices requiring tightly regulated, dynamically scalable multi-rail power with minimal external components.
FAQ
What are the factory-programmed output voltages for ISL9305IRTHWCLBZ-T?
The ISL9305IRTHWCLBZ-T has four factory-fixed output voltages: DCD1 = 1.2V, DCD2 = 1.8V, LDO1 = 2.9V, and LDO2 = 1.5V. These values are laser-trimmed during manufacturing and require no external feedback resistors. The ISL9305IRTHWCLBZ-T datasheet confirms these settings in the Ordering Information table (Page 4), and they remain stable across -40°C to +85°C operating temperature.
Does ISL9305IRTHWCLBZ-T support dynamic voltage scaling via I²C?
Yes, the ISL9305IRTHWCLBZ-T supports full dynamic voltage scaling: DCD outputs are adjustable from 0.825V to 3.6V in 25mV steps, and LDO outputs from 0.9V to 3.6V in 50mV steps - all via its 400 kb/s I²C interface. The ISL9305IRTHWCLBZ-T also allows independent slew rate programming (0.225–28.8 mV/µs) per converter to prevent transient overshoot during scaling events.
What is the purpose of the DCDPG pin on ISL9305IRTHWCLBZ-T?
The DCDPG (DCD Power-Good) pin on ISL9305IRTHWCLBZ-T is an open-drain signal indicating valid regulation status for DCD1 and DCD2 outputs. It asserts high (after external pull-up) only when both outputs are within ±3% of nominal voltage, with programmable delay (1–200 ms). This enables precise power sequencing with FPGAs, processors, or PMIC supervisors in complex multi-rail systems.
Can ISL9305IRTHWCLBZ-T operate in forced PWM mode instead of skip mode?
Yes, the ISL9305IRTHWCLBZ-T allows individual configuration of DCD1 and DCD2 to operate in forced PWM mode regardless of load condition - via Bit 0 (DCD1_MODE) and Bit 1 (DCD2_MODE) in the DCD_PARAMETER register (0x04h). This eliminates low-frequency switching noise in noise-sensitive applications like audio or RF sections, maintaining constant 3MHz operation even at light loads.
What package type and thermal characteristics does ISL9305IRTHWCLBZ-T use?
The ISL9305IRTHWCLBZ-T uses a 4mm × 4mm, 16-lead TQFN package with exposed thermal pad (Package Drawing L16.4x4G). Its thermal resistance is θJA = 40.2°C/W and θJC = 5°C/W, enabling efficient heat transfer to the PCB. The device includes thermal shutdown at 155°C with 30°C hysteresis, ensuring robust operation in sealed or high-ambient environments.
ISL9305IRTHWCLBZ-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 16-WQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Topology:
- Step-Down (Buck) (2), Linear (LDO) (2)
- Number of Outputs:
- 4
- Frequency - Switching:
- 3MHz
- Voltage/Current - Output 1:
- 1.2V, 1.5A
- Voltage/Current - Output 2:
- 1.8V, 1.5A
- Voltage/Current - Output 3:
- 2.9V, 300mA
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 1.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-TQFN (4x4)
ISL9305IRTHWCLBZ-T FAQ
1.How can I place an order for ISL9305IRTHWCLBZ-T through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL9305IRTHWCLBZ-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL9305IRTHWCLBZ-T reliable?
The price and inventory of ISL9305IRTHWCLBZ-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL9305IRTHWCLBZ-T is usually 5 days.
3.What payment methods are accepted for ISL9305IRTHWCLBZ-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL9305IRTHWCLBZ-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL9305IRTHWCLBZ-T?
ISL9305IRTHWCLBZ-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL9305IRTHWCLBZ-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL9305IRTHWCLBZ-T?
For technical support, including ISL9305IRTHWCLBZ-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL9305IRTHWCLBZ-T requirements.
6.How does Aetrix verify that ISL9305IRTHWCLBZ-T is sourced from the original manufacturer or authorized distributors?
All ISL9305IRTHWCLBZ-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL9305IRTHWCLBZ-T meets industry standards.
7.What is the process for return or replacement of ISL9305IRTHWCLBZ-T?
All ISL9305IRTHWCLBZ-T units undergo pre-shipment inspection (PSI). If there is an issue with ISL9305IRTHWCLBZ-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL9305IRTHWCLBZ-T part is unused and in its original packaging.
Return procedure for ISL9305IRTHWCLBZ-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL9305IRTHWCLBZ-T Tags
-
TPS6521905RHBR
Texas Instruments
-
MIC3385YHL-TR
Microchip Technology
-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments
-
A4402KLPTR-T
Allegro MicroSystems
-
BD71847AMWV-E2
ROHM Semiconductor
-
ADP5040ACPZ-1-R7
Analog Devices Inc.
-
LT3048IDC#TRPBF
Analog Devices Inc.
-
ADP5037ACPZ-R7
Analog Devices Inc.
-
XRP7714ILB-F
MaxLinear, Inc.
-
LTC3260EDE#TRPBF
Analog Devices Inc.
-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
