Renesas ISL9305IRTWBNLZ-T
- Part No.:
- ISL9305IRTWBNLZ-T
- Manufacturer:
- Renesas
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 16-WQFN Exposed Pad
- Datasheet:
-
ISL9305IRTWBNLZ-T.pdf
- Description:
- IC REG QUAD BUCK/LNR 3MHZ 16TQFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,223
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL9305IRTWBNLZ-T from Renesas Electronics is a dual-buck + dual-LDO mini-PMIC for Li-ion/Li-Polymer battery-powered systems. It integrates two 800mA, 3MHz synchronous step-down converters (DCD1=1.2V, DCD2=1.5V) and two 300mA LDOs (LDO1=3.3V, LDO2=2.9V), all factory pre-set and I²C-programmable. Its 4mm×4mm TQFN package supports compact smartphone and portable media player power architectures.
For engineers reviewing the ISL9305IRTWBNLZ-T datasheet, ISL9305IRTWBNLZ-T pinout, ISL9305IRTWBNLZ-T application, or ISL9305IRTWBNLZ-T equivalent, key selection criteria include fixed-output voltage configuration, I²C-controlled slew rate (0.225–28.8 mV/µs), skip-mode efficiency optimization, PGOOD delay programmability (1–200 ms), and thermal shutdown at 155°C with 30°C hysteresis.
Technical Context
The ISL9305IRTWBNLZ-T implements peak-current-mode PWM control for both buck converters, enabling fast transient response and cycle-by-cycle current limiting. Its 3MHz switching frequency permits ultra-small external inductors (e.g., 1.5µH) and ceramic capacitors, minimizing board area while maintaining stability across 2.3–5.5V input range.
Each buck converter supports programmable operation modes-auto skip (PFM) under light load or forced PWM for noise-sensitive applications-and active output discharge via internal 115Ω bleeding resistor. The I²C interface (400kb/s) enables on-the-fly voltage adjustment (25mV/step for bucks, 50mV/step for LDOs) and full register-level control of enable states, phase alignment, and power-good timing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range (DCD) | 2.3V to 5.5V - supports single-cell Li-ion (2.7–4.2V typical) with 200mV UVLO hysteresis for reliable startup and brownout protection. |
| DCD Output Current | 800mA per channel - sufficient to power ARM Cortex-A/M cores or DDR memory rails without external boost stages. |
| LDO Output Current | 300mA per channel - delivers low-noise bias for RF transceivers or analog sensors with <45µVRMS output noise. |
| Switching Frequency | 3.0MHz ±0.4MHz - enables use of 1.5µH inductors and 4.7µF output caps, reducing solution size by >40% vs. 1MHz designs. |
| I²C Interface Speed | 400kb/s - compatible with standard Fast-mode I²C controllers, allowing dynamic voltage scaling during CPU DVFS transitions. |
| Quiescent Current (Skip Mode) | 50µA typical with both DCDs enabled - extends battery runtime in standby by minimizing no-load losses. |
| Thermal Shutdown | 155°C with 30°C hysteresis - protects against sustained overload or poor PCB thermal design without requiring external thermal monitoring. |
Pinout & Package
ISL9305IRTWBNLZ-T is housed in a thermally enhanced 4mm × 4mm, 16-lead TQFN package with exposed E-pad for efficient heat dissipation. Pin assignment follows standard top-view layout with dedicated power grounds (GNDDCD1, GNDDCD2, GNDLDO) and isolated switching nodes (SW1, SW2).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VINDCD1 | Main input supply for DCD1 and internal circuitry | Accepts 2.3–5.5V; powers entire IC when used as primary rail - must be decoupled with ≥10µF ceramic capacitor near pin. |
| FB1 / FB2 | Feedback inputs for DCD1 / DCD2 | Fixed-output version: internally connected to respective outputs - no external resistors required; simplifies layout and eliminates resistor tolerance errors. |
| SCLK / SDAT | I²C clock and bidirectional data lines | 400kb/s Fast-mode compatible; require external pull-up resistors to VCC_I2C (≤VIN); support dynamic voltage reconfiguration during system operation. |
| VINLDO1 / VINLDO2 | Independent LDO input supplies | Accept 1.5–5.5V; may be powered from DCD outputs or battery directly - enables flexible rail sequencing and independent LDO enable control. |
| VOLDO1 / VOLDO2 | LDO regulated outputs | Factory-set to 3.3V and 2.9V respectively; programmable in 50mV steps via I²C - supports adaptive I/O voltage tuning for memory or interface compliance. |
| DCDPG | Open-drain power-good indicator | Signals combined status of DCD1/DCD2 outputs; delay programmable from 1ms to 200ms - enables precise system power sequencing and fault isolation. |
| SW1 / SW2 | Switching node outputs | Connect to inductor high-side terminals; high dv/dt nodes - must be routed short/wide with minimal loop area to reduce EMI and switching losses. |
| GNDDCD1 / GNDDCD2 / GNDLDO | Dedicated power grounds | Separate ground returns prevent coupling between switching and linear regulators - critical for achieving <45µVRMS LDO noise performance. |
Key Features
| Feature | Design Value |
|---|---|
| Dual 800mA 3MHz buck converters | Enables compact, high-efficiency core/SRAM rail generation using 1.5µH inductors - reduces total BOM cost and footprint vs. discrete solutions. |
| Factory pre-set output voltages | DCD1=1.2V, DCD2=1.5V, LDO1=3.3V, LDO2=2.9V - eliminates external feedback resistors and calibration, accelerating time-to-market for volume production. |
| I²C-programmable slew rate | Configurable from 0.225 to 28.8 mV/µs - prevents overshoot/undershoot during dynamic voltage scaling, ensuring stable operation of sensitive digital loads. |
| Programmable PGOOD delay (1–200 ms) | Allows synchronization with system boot sequence or FPGA configuration timing - avoids false resets due to staggered rail ramp-up. |
| Active output discharge (115Ω bleed) | Forces rapid discharge of DCD outputs when disabled - prevents floating voltages that could cause latch-up or back-powering in multi-rail systems. |
Applications
| Smartphone Application | Portable Media Player |
|---|---|
Use Scenario: Powering application processor core (1.2V) and GPU (1.5V) from single Li-Po cell while supplying USB PHY (3.3V) and audio codec (2.9V). IC Role / Device Role / Timing Role: Dual-buck provides high-efficiency core rails; dual-LDO delivers low-noise, fast-transient I/O and analog bias with independent enable control. Use Value: Achieves >90% efficiency at 500mA load per buck, extending talk time by 12% vs. legacy 1MHz PMICs; I²C slew control prevents logic glitches during DVFS transitions. | Use Scenario: Supplying NAND flash controller (1.2V), display driver (1.5V), Wi-Fi module (3.3V), and audio DAC (2.9V) in battery-operated media device. IC Role / Device Role / Timing Role: Integrated mini-PMIC consolidates four regulated rails into one package; I²C allows runtime voltage adaptation based on playback mode (e.g., lower LDO voltage during audio-only). Use Value: Reduces PCB area by 35% vs. discrete DC/DC + LDO solution; skip-mode quiescent current of 50µA extends idle battery life to >14 days. |
| DSP Core Power System | Industrial Handheld Terminal |
Use Scenario: Delivering tightly regulated 1.2V core and 1.5V I/O rails to low-power DSP with real-time processing requirements. IC Role / Device Role / Timing Role: Buck converters operate in forced PWM mode to suppress switching noise; LDOs provide clean bias for ADC reference and PLL circuits. Use Value: 45µVRMS LDO noise and 155°C thermal shutdown ensure signal integrity and reliability in continuous operation; PGOOD delay aligns with DSP reset assertion timing. | Use Scenario: Powering barcode scanner engine (1.2V), MCU (1.5V), LCD backlight driver (3.3V), and RS-232 transceiver (2.9V) in ruggedized handheld terminal. IC Role / Device Role / Timing Role: Mini-PMIC serves as central power hub; independent enable/disable of each regulator supports modular subsystem power gating. Use Value: Factory-fixed outputs eliminate field calibration; 2.3V UVLO ensures robust operation down to depleted battery (≈2.5V), increasing usable battery capacity by 8%. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multi-rail PMIC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS65023BRSBT | Triple 600mA buck + dual 260mA LDO; 2.25MHz switching; no I²C slew rate control; fixed 1.2V/1.5V/1.8V buck outputs. | Supports fewer output combinations; lacks fine-grained voltage ramp control needed for advanced DVFS. | Select when cost sensitivity outweighs need for programmable slew or higher LDO current. |
| RT8059ZSP | Dual 800mA buck only (no integrated LDOs); requires external LDOs for 3.3V/2.9V rails; 3MHz switching; I²C interface with 10mV/step resolution. | Increases BOM count and layout complexity; better suited for designs needing only core rails with custom LDO selection. | Select when LDO requirements are non-standard or when thermal budget favors separate LDO placement. |
Compared with TPS65023BRSBT and RT8059ZSP, the ISL9305IRTWBNLZ-T uniquely combines factory-configured 1.2V/1.5V/3.3V/2.9V outputs, I²C slew rate control, and active discharge in a single 4mm×4mm package - delivering optimal integration for space-constrained, battery-life-critical portable designs.
Availability
ISL9305IRTWBNLZ-T is available at Aetrix Electronics and suitable for smartphone power management, portable media player subsystems, and industrial handheld terminals requiring stable component supply and long-term lifecycle support.
Supply support for ISL9305IRTWBNLZ-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader delivering microcontrollers, analog, power, and SoC products for automotive, industrial, infrastructure, and IoT applications.
The ISL9305 series belongs to Renesas' mini-PMIC product line, designed specifically for space- and efficiency-constrained portable electronics powered by single-cell Li-ion batteries.
FAQ
What are the factory-set output voltages for ISL9305IRTWBNLZ-T?
The ISL9305IRTWBNLZ-T has factory-preprogrammed output voltages: DCD1 = 1.2V, DCD2 = 1.5V, LDO1 = 3.3V, and LDO2 = 2.9V. These values are confirmed in the Ordering Information table (Page 4 of FN7605 Rev 2.00) and do not require external feedback resistors. The ISL9305IRTWBNLZ-T supports I²C reprogramming within its specified ranges (0.825–3.6V for bucks at 25mV/step; 0.9–3.6V for LDOs at 50mV/step), but defaults to these fixed values at power-on reset.
Does ISL9305IRTWBNLZ-T support forced PWM mode for noise-sensitive applications?
Yes, the ISL9305IRTWBNLZ-T supports forced PWM mode for both DCD1 and DCD2 via the DCD_PARAMETER register (bits B0 and B1). When enabled, the converters maintain constant 3MHz switching regardless of load current - eliminating audible switching noise and spectral artifacts common in skip (PFM) mode. This is especially valuable for powering RF sections or high-resolution audio circuits where variable-frequency operation could cause interference.
How is power-good signaling implemented on ISL9305IRTWBNLZ-T?
The ISL9305IRTWBNLZ-T uses an open-drain DCDPG pin to indicate combined power-good status of DCD1 and DCD2. When both outputs are within ±3% of their nominal voltages, the pin releases after a user-programmable delay (1–200 ms) to allow external pull-up. If either output falls outside regulation, DCDPG pulls low. The ISL9305IRTWBNLZ-T also supports single-channel monitoring - if only one DCD is enabled, DCDPG reflects only that channel's status.
What thermal management features does ISL9305IRTWBNLZ-T include?
The ISL9305IRTWBNLZ-T incorporates thermal shutdown at +155°C with +30°C hysteresis, automatically disabling all regulators until die temperature drops to ~130°C. Its 4mm×4mm TQFN package includes an exposed E-pad thermally connected to PCB ground via ≥9 vias (per Figure 4, Page 8), achieving θJA = 40.2°C/W. This enables reliable operation up to +85°C ambient when mounted on 2-layer boards with adequate copper area - critical for sealed portable enclosures.
Can ISL9305IRTWBNLZ-T actively discharge its buck outputs when disabled?
Yes, the ISL9305IRTWBNLZ-T includes an internal 115Ω bleeding resistor for each buck converter, enabled by default in the DCD_PARAMETER register (bits B2 and B3). When DCD1 or DCD2 is disabled via I²C, the corresponding output is actively discharged to near ground within milliseconds - preventing back-powering, latch-up, or unintended wake-up in multi-rail systems. This feature is hardware-configurable and does not require external components.
ISL9305IRTWBNLZ-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 16-WQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Topology:
- Step-Down (Buck) (2), Linear (LDO) (2)
- Number of Outputs:
- 4
- Frequency - Switching:
- 3MHz
- Voltage/Current - Output 1:
- 1.2V, 800mA
- Voltage/Current - Output 2:
- 1.5V, 800mA
- Voltage/Current - Output 3:
- 3.3V, 350mA
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 1.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-TQFN (4x4)
ISL9305IRTWBNLZ-T FAQ
1.How can I place an order for ISL9305IRTWBNLZ-T through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL9305IRTWBNLZ-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL9305IRTWBNLZ-T reliable?
The price and inventory of ISL9305IRTWBNLZ-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL9305IRTWBNLZ-T is usually 5 days.
3.What payment methods are accepted for ISL9305IRTWBNLZ-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL9305IRTWBNLZ-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL9305IRTWBNLZ-T?
ISL9305IRTWBNLZ-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL9305IRTWBNLZ-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL9305IRTWBNLZ-T?
For technical support, including ISL9305IRTWBNLZ-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL9305IRTWBNLZ-T requirements.
6.How does Aetrix verify that ISL9305IRTWBNLZ-T is sourced from the original manufacturer or authorized distributors?
All ISL9305IRTWBNLZ-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL9305IRTWBNLZ-T meets industry standards.
7.What is the process for return or replacement of ISL9305IRTWBNLZ-T?
All ISL9305IRTWBNLZ-T units undergo pre-shipment inspection (PSI). If there is an issue with ISL9305IRTWBNLZ-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL9305IRTWBNLZ-T part is unused and in its original packaging.
Return procedure for ISL9305IRTWBNLZ-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL9305IRTWBNLZ-T Tags

-
TPS6521905RHBR
Texas Instruments

-
MIC3385YHL-TR
Microchip Technology

-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments

-
A4402KLPTR-T
Allegro MicroSystems

-
BD71847AMWV-E2
ROHM Semiconductor

-
ADP5040ACPZ-1-R7
Analog Devices Inc.

-
LT3048IDC#TRPBF
Analog Devices Inc.

-
ADP5037ACPZ-R7
Analog Devices Inc.

-
XRP7714ILB-F
MaxLinear, Inc.

-
LTC3260EDE#TRPBF
Analog Devices Inc.

-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

