Renesas ISL9305IRTWLNCZ-T
- Part No.:
- ISL9305IRTWLNCZ-T
- Manufacturer:
- Renesas
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 16-WQFN Exposed Pad
- Datasheet:
-
ISL9305IRTWLNCZ-T.pdf
- Description:
- IC REG QUAD BUCK/LNR 3MHZ 16TQFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,550
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL9305IRTWLNCZ-T from Renesas Electronics is a dual-output PMIC integrating two 3MHz synchronous step-down converters (800mA each) and two low-input LDOs (300mA each), with I²C programmability for dynamic voltage scaling in battery-powered microprocessor systems. It supports 2.3V–5.5V input, delivers factory pre-set DCD1=1.2V/DCD2=2.9V/LDO1=3.3V/LDO2=1.8V outputs, and operates in skip mode or forced PWM for efficiency optimization in portable electronics.
For engineers reviewing the ISL9305IRTWLNCZ-T datasheet, ISL9305IRTWLNCZ-T pinout, ISL9305IRTWLNCZ-T application, or ISL9305IRTWLNCZ-T equivalent, key selection considerations include I²C-controlled slew rate (0.225–28.8 mV/µs), programmable power-good delay (1–200 ms), dual-buck + dual-LDO integration in 4mm×4mm TQFN, and support for single Li-ion/Li-Polymer battery systems requiring tightly regulated core and I/O rails.
Technical Context
The ISL9305IRTWLNCZ-T implements peak-current-mode PWM control for both buck converters, enabling fast transient response and pulse-by-pulse current limiting. Its 3MHz switching frequency allows use of compact 1.5µH inductors and low-ESR ceramic capacitors while maintaining stable regulation across 0–800mA load range per channel.
I²C interface (400kb/s) provides full configuration of output voltages (25mV/step for bucks, 50mV/step for LDOs), slew rates, skip/PWM mode selection, active discharge enablement, and power-good delay timing - all without external component changes. The device uses internal P/N-channel MOSFETs with ON-resistances of 0.14Ω/0.11Ω (P/N at 3.6V) and integrates thermal shutdown (155°C) and UVLO (2.2V typical on VINDCD1).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.3V–5.5V for DCD1/DCD2; 1.5V–5.5V for LDO1/LDO2 - supports direct Li-ion (2.7–4.2V) or post-regulated supply inputs |
| DC/DC Output Current | 800mA per buck converter - sufficient for DSP cores or application processors with dynamic voltage/frequency scaling |
| LDO Output Current | 300mA per LDO - suitable for memory I/O, analog sensors, or auxiliary logic rails |
| Switching Frequency | 2.6–3.4MHz (typ 3MHz) - enables miniaturized passive components and reduces EMI fundamental frequency |
| I²C Interface Speed | 400kb/s standard-mode - compatible with most microcontroller I²C peripherals without clock stretching |
| Quiescent Current | 50µA typ with both bucks in skip mode - extends battery runtime during light-load standby states |
| Power-Good Delay | Programmable 1–200ms - ensures system-level sequencing compliance before releasing reset or enabling downstream logic |
Pinout & Package
ISL9305IRTWLNCZ-T is housed in a thermally enhanced 4mm × 4mm, 16-lead TQFN package with exposed E-pad for PCB heat dissipation. Pin assignment follows standard Renesas TQFN layout with dedicated ground planes for buck and LDO sections to minimize noise coupling.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VINDCD1 | Main input supply for DCD1 and internal circuitry | Primary power rail; must be decoupled with ≥10µF capacitor close to pin |
| FB1 | Feedback node for DCD1 output voltage sensing | Connected directly to DCD1 output for fixed-voltage version (no external divider) |
| SCLK | I²C clock input | Requires external pull-up; supports 400kb/s timing with standard I²C master |
| SDAT | I²C bidirectional data line | Open-drain; requires external pull-up; shares bus with other I²C slaves |
| VINLDO1 / VINLDO2 | Independent input supplies for LDO1 and LDO2 | May be tied to DCD outputs or battery; each has separate UVLO threshold (~1.4V) |
| VOLDO1 / VOLDO2 | Regulated LDO output terminals | Factory pre-set to 3.3V and 1.8V respectively; programmable via I²C register 0x02/0x03 |
| DCDPG | Open-drain power-good indicator for DCD1/DCD2 | Asserts low if either buck output falls outside ±9% nominal; delay configurable via SYS_PARAMETER[5:4] |
| SW1 / SW2 | Switching nodes for DCD1 and DCD2 | Connect to inductor high-side; require short, low-inductance routing to minimize EMI |
| GNDDCD1 / GNDDCD2 | Power grounds for respective buck converters | Must be connected to solid ground plane; separate from GNDLDO to isolate switching noise |
| GNDLDO | Common ground for LDO1 and LDO2 | Low-noise reference; routed separately from buck grounds to preserve PSRR |
Key Features
| Feature | Design Value |
|---|---|
| Dual 3MHz synchronous buck converters | Enables use of 1.5µH inductors and 4.7µF output caps - reduces board area by >40% vs. 1MHz designs |
| I²C-programmable output voltage slew rate | Eight-step control (0.225–28.8 mV/µs) prevents overshoot/undershoot during DVFS transitions in SoC power domains |
| Configurable skip mode or forced PWM operation | Extends battery life under light loads while ensuring constant-frequency operation for noise-sensitive RF/analog circuits |
| Active output discharge via internal 115Ω bleeding resistor | Ensures rapid, controlled discharge of DCD outputs when disabled - eliminates need for external discharge FETs |
| Programmable DCD power-good delay (1–200ms) | Supports precise power sequencing in multi-rail systems without external timers or supervisors |
Applications
| Smartphone Application Processor Power | Wearable Sensor Hub Supply |
|---|---|
Use Scenario: Powers ARM Cortex-A series application processor cores and GPU with dynamic voltage scaling across performance states. IC Role / Device Role / Timing Role: Dual-buck regulator provides independent 1.2V core and 2.9V GPU rails; LDOs deliver clean 3.3V I/O and 1.8V memory interface voltage. Use Value: I²C-controlled slew rate prevents supply droop during frequency transitions; skip mode extends standby battery life beyond 72 hours. | Use Scenario: Supplies ultra-low-power MCU, MEMS accelerometer, and BLE radio from single coin-cell or Li-Po battery. IC Role / Device Role / Timing Role: DCD1 powers MCU core at 1.2V; DCD2 supplies BLE transceiver at 2.9V; LDO1/LDO2 provide noise-immune 3.3V sensor bias and 1.8V digital logic. Use Value: 50µA quiescent current in skip mode enables multi-week operation; programmable PG delay ensures safe MCU boot before peripheral initialization. |
| Portable Medical Monitor | Industrial Handheld Terminal |
Use Scenario: Powers ECG front-end analog circuitry, display driver, and low-power microcontroller in battery-operated patient monitor. IC Role / Device Role / Timing Role: LDO1 (3.3V) supplies precision ADC reference; LDO2 (1.8V) powers low-noise op-amps; bucks handle display backlight and MCU core. Use Value: 55dB PSRR at 1kHz ensures clean analog supply; thermal shutdown (155°C) protects against enclosure overheating during extended use. | Use Scenario: Delivers multiple regulated rails for barcode scanner engine, touchscreen controller, and secure element in rugged handheld terminal. IC Role / Device Role / Timing Role: DCD2 (2.9V) powers scanner laser diode driver; LDO1 (3.3V) supplies secure element; LDO2 (1.8V) feeds touch IC. Use Value: Independent enable/disable control per rail via I²C allows selective power cycling; UVLO thresholds prevent brownout-induced data corruption. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-buck + dual-LDO PMIC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS65023RSBR | Fixed 3.3V/1.8V/1.2V/1.5V outputs; no I²C programmability; 2.25MHz switching; 600mA buck current limit | Targeted at OMAP3-based designs; lacks dynamic voltage scaling and slew control | Select when fixed-rail simplicity and TI ecosystem support outweigh need for programmability |
| RT8070ZSP | Single 3MHz buck (1.5A) + dual 300mA LDOs; I²C interface; no dual-buck architecture | Designed for cost-sensitive IoT nodes where only one core rail requires switching regulation | Choose when system requires only one high-current buck rail plus auxiliary LDOs - not a functional replacement for dual-buck capability |
Compared with TPS65023RSBR and RT8070ZSP, the ISL9305IRTWLNCZ-T uniquely combines dual 800mA 3MHz bucks with full I²C configurability in a 4mm×4mm footprint - enabling true dynamic power management for multi-core SoCs where independent rail control and voltage ramping are mandatory.
Availability
ISL9305IRTWLNCZ-T is available at Aetrix Electronics and suitable for smartphone power management, wearable sensor hubs, portable medical monitors, and industrial handheld terminals requiring stable component supply across long production lifecycles.
Supply support for ISL9305IRTWLNCZ-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader delivering trusted embedded solutions for automotive, industrial, infrastructure, and IoT markets, with deep expertise in power management and mixed-signal design.
The ISL9305 series belongs to Renesas' mini-PMIC product line, engineered specifically for space-constrained, battery-powered portable devices requiring high-efficiency, multi-rail power delivery with intelligent digital control.
FAQ
What are the factory pre-set output voltages for ISL9305IRTWLNCZ-T?
The ISL9305IRTWLNCZ-T is configured at manufacturing with fixed output voltages: DCD1 = 1.2V, DCD2 = 2.9V, LDO1 = 3.3V, and LDO2 = 1.8V. These values are confirmed in the Ordering Information table (Page 4 of FN7605 Rev 2.00) and cannot be altered by external resistors - though all four outputs remain fully programmable via I²C interface within their respective ranges (0.825–3.6V for bucks at 25mV/step; 0.9–3.6V for LDOs at 50mV/step).
Does ISL9305IRTWLNCZ-T support forced PWM mode for noise-sensitive applications?
Yes, ISL9305IRTWLNCZ-T supports forced PWM mode for both DCD1 and DCD2 independently via the DCD_PARAMETER register (address 0x04h, bits B0/B1). When enabled, the buck converters maintain constant 3MHz switching regardless of load current - eliminating audible noise and spectral artifacts associated with skip (PFM) mode, which is critical for RF sections, audio codecs, and precision analog signal chains.
How is power sequencing managed between the buck and LDO outputs on ISL9305IRTWLNCZ-T?
Power sequencing on ISL9305IRTWLNCZ-T is managed through independent I²C-controlled enable bits in the SYS_PARAMETER register (0x05h): DCD1_EN (B0), DCD2_EN (B1), LDO1_EN (B2), and LDO2_EN (B3). Each rail can be powered up/down in any order with software-defined timing, while the DCDPG pin provides synchronized power-good status for system-level coordination - eliminating need for external sequencers.
What thermal performance can be expected from ISL9305IRTWLNCZ-T in its 4mm×4mm TQFN package?
ISL9305IRTWLNCZ-T features θJA = 40.2°C/W and θJC = 5°C/W in its 16-lead TQFN package. With proper PCB layout - including soldering the exposed E-pad to a minimum 9-via thermal pad connected to internal ground plane - the device sustains continuous 800mA per buck at ambient temperatures up to +85°C. Thermal shutdown activates at +155°C (with 30°C hysteresis), ensuring robust protection during transient overloads or poor airflow conditions.
Can ISL9305IRTWLNCZ-T actively discharge its buck outputs when disabled?
Yes, ISL9305IRTWLNCZ-T includes an internal 115Ω bleeding resistor for each buck converter, enabled by default and controllable per-channel via DCD_PARAMETER register bits B2 (DCD1_BLD) and B3 (DCD2_BLD). When a buck is disabled, this feature rapidly discharges its output capacitor to near-zero voltage - preventing unintended back-powering of upstream circuitry and ensuring deterministic power-down behavior required in safety-critical or multi-PMIC systems.
ISL9305IRTWLNCZ-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 16-WQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Topology:
- Step-Down (Buck) (2), Linear (LDO) (2)
- Number of Outputs:
- 4
- Frequency - Switching:
- 3MHz
- Voltage/Current - Output 1:
- 0.8V ~ 5.5V, 800mA
- Voltage/Current - Output 2:
- 0.8V ~ 5.5V, 800mA
- Voltage/Current - Output 3:
- 0.9V ~ 3.3V, 350mA
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 1.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-TQFN (4x4)
ISL9305IRTWLNCZ-T FAQ
1.How can I place an order for ISL9305IRTWLNCZ-T through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL9305IRTWLNCZ-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL9305IRTWLNCZ-T reliable?
The price and inventory of ISL9305IRTWLNCZ-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL9305IRTWLNCZ-T is usually 5 days.
3.What payment methods are accepted for ISL9305IRTWLNCZ-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL9305IRTWLNCZ-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL9305IRTWLNCZ-T?
ISL9305IRTWLNCZ-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL9305IRTWLNCZ-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL9305IRTWLNCZ-T?
For technical support, including ISL9305IRTWLNCZ-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL9305IRTWLNCZ-T requirements.
6.How does Aetrix verify that ISL9305IRTWLNCZ-T is sourced from the original manufacturer or authorized distributors?
All ISL9305IRTWLNCZ-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL9305IRTWLNCZ-T meets industry standards.
7.What is the process for return or replacement of ISL9305IRTWLNCZ-T?
All ISL9305IRTWLNCZ-T units undergo pre-shipment inspection (PSI). If there is an issue with ISL9305IRTWLNCZ-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL9305IRTWLNCZ-T part is unused and in its original packaging.
Return procedure for ISL9305IRTWLNCZ-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL9305IRTWLNCZ-T Tags

-
TPS6521905RHBR
Texas Instruments

-
MIC3385YHL-TR
Microchip Technology

-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments

-
A4402KLPTR-T
Allegro MicroSystems

-
BD71847AMWV-E2
ROHM Semiconductor

-
ADP5040ACPZ-1-R7
Analog Devices Inc.

-
LT3048IDC#TRPBF
Analog Devices Inc.

-
ADP5037ACPZ-R7
Analog Devices Inc.

-
XRP7714ILB-F
MaxLinear, Inc.

-
LTC3260EDE#TRPBF
Analog Devices Inc.

-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

