My Inquiry
My Account
Renesas ISL9307IRTAAJFZ-T
- Part No.:
- ISL9307IRTAAJFZ-T
- Manufacturer:
- Renesas
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 16-WQFN Exposed Pad
- Datasheet:
-
ISL9307IRTAAJFZ-T.pdf
- Description:
- IC REG QUAD BUCK/LNR SYNC 16TQFN
- Quantity:
- Payment:
- Shipping:
Inventory:3,604
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL9307IRTAAJFZ-T from Renesas Electronics (formerly Intersil) is a dual-output mini-PMIC integrating two 3MHz, 1500mA synchronous step-down converters and two fixed-output LDOs (2.8V and 2.5V) for battery-powered microprocessor power rails. It operates from 2.5–5.5V input, delivers ±3% output voltage accuracy, and supports power sequencing via independent enable pins. It targets single-cell Li-ion systems in smartphones and portable instruments.
For engineers reviewing the ISL9307IRTAAJFZ-T datasheet, ISL9307IRTAAJFZ-T pinout, ISL9307IRTAAJFZ-T application, or ISL9307IRTAAJFZ-T equivalent, key selection criteria include its dual-buck + dual-LDO integration, 3MHz switching frequency enabling compact 1.5µH inductors, skip-mode efficiency at light load, thermal shutdown at 155°C, and 4mm×4mm TQFN-16 package with exposed thermal pad.
Technical Context
The ISL9307IRTAAJFZ-T implements peak-current-mode PWM control for both buck converters, enabling fast transient response and pulse-by-pulse current limiting up to 1500mA per channel. Its 3MHz fixed-frequency operation minimizes external passive size while supporting forced-PWM or automatic skip mode based on load.
Each LDO accepts 1.5–5.5V input and delivers 300mA with dropout as low as 80mV at 300mA for VOUT > 2.8V. The device integrates undervoltage lockout (2.2V on VINDCD1, 1.4V on VINLDO), active output discharge (115Ω internal bleeding resistor), and thermal shutdown with 30°C hysteresis.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range (DCD) | 2.5V to 5.5V - supports direct connection to single Li-ion/Li-polymer battery (2.7–4.2V typical). |
| Switching Frequency | 3.0MHz (2.6–3.4MHz) - enables use of 1.5µH inductors and small ceramic capacitors for ultra-compact layout. |
| DCD Output Current | 1500mA per channel - sufficient for DSP core or memory I/O rail in portable SoC applications. |
| LDO Output Voltages | Fixed 2.8V and 2.5V - factory-set outputs eliminate external feedback resistors for simplified design. |
| Quiescent Current (Skip Mode) | 50µA typical (both DCDs enabled) - extends battery runtime during standby/sleep states. |
| Thermal Shutdown Threshold | 155°C with 30°C hysteresis - protects die under sustained overload or poor PCB thermal management. |
| Package | 4mm × 4mm, 16-lead TQFN with exposed thermal pad - requires 9-via thermal pad for reliable 125°C junction operation. |
Pinout & Package
ISL9307IRTAAJFZ-T uses a 4mm × 4mm, 16-lead Thin Quad Flat No-lead (TQFN) package with an exposed thermal pad (JEDEC MO220K, drawing L16.4X4G). The E-pad must be soldered to a solid ground plane with ≥9 thermal vias for effective heat dissipation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VINDCD1 | Main input for DCD1 and internal circuitry supply | Accepts 2.5–5.5V; powers all digital/analog blocks - must be decoupled with 10µF capacitor. |
| FB1 | Feedback node for DCD1 | Connected directly to DCD1 output (fixed version); not used for external resistor divider. |
| ENDCD1 | Enable control for DCD1 | Active-high logic (1.4V threshold); controls startup timing for power sequencing. |
| ENLDO1 | Enable control for LDO1 | Active-high logic (1.4V threshold); allows independent turn-on of 2.8V LDO rail. |
| VINLDO | Shared input for both LDOs | 1.5–5.5V range; may be supplied from battery or DCD output - sets LDO headroom. |
| VOLDO1 | Fixed 2.8V LDO output | Delivers up to 300mA; no external components required - simplifies BOM and layout. |
| VOLDO2 | Fixed 2.5V LDO output | Delivers up to 300mA; complements DCD outputs for mixed-voltage SoC domains. |
| ENLDO2 | Enable control for LDO2 | Active-high logic (1.4V threshold); enables precise sequencing of 2.5V rail relative to other supplies. |
| GNDLDO | Power ground for LDOs | Separate ground return path minimizes noise coupling between LDO and buck sections. |
| ENDCD2 | Enable control for DCD2 | Independent enable allows staggered startup of second buck converter for inrush current control. |
| FB2 | Feedback node for DCD2 | Connected directly to DCD2 output (fixed version); eliminates need for external resistors. |
| VINDCD2 | Main input for DCD2 | 2.3V to VINDCD1; supports lower-input rails such as powered-from-DCD1 configurations. |
| SW2 | Switching node for DCD2 | Connects to inductor; high di/dt node requiring short, wide trace and tight loop with GND. |
| GNDDCD2 | Power ground for DCD2 | Dedicated ground return reduces switching noise injection into sensitive analog circuits. |
| GNDDCD1 | Power ground for DCD1 | Isolated ground path prevents cross-talk between DCD1 and DCD2 power loops. |
| SW1 | Switching node for DCD1 | Connects to inductor; requires same layout discipline as SW2 - critical for EMI performance. |
Key Features
| Feature | Design Value |
|---|---|
| Dual 1500mA synchronous buck converters | Enables independent, high-efficiency power delivery to two processor domains without external MOSFETs. |
| 3MHz fixed-frequency PWM + skip mode | Reduces external component size while maintaining >85% efficiency at 1mA load via adaptive light-load operation. |
| Factory-fixed LDO outputs (2.8V/2.5V) | Eliminates feedback resistors and associated layout sensitivity - improves production yield and long-term stability. |
| Independent EN pins for all four regulators | Supports programmable power-up/down sequencing across four rails - essential for multi-core SoC initialization. |
| Active output discharge (115Ω bleed) | Ensures rapid, controlled discharge of DCD outputs when disabled - prevents floating voltages and system latch-up. |
Applications
| Smartphone Application | DSP Core Power |
|---|---|
Use Scenario: Powering application processor cores and I/O interfaces in LTE/5G smartphones with single-cell Li-ion battery. IC Role / Device Role / Timing Role: Dual-buck supplies core (1.2V) and I/O (1.8V) rails; dual-LDOs deliver 2.8V camera sensor and 2.5V RF transceiver bias. Use Value: 3MHz switching allows <3mm² total passive area per buck channel, reducing PCB footprint by ~40% vs 1MHz alternatives. | Use Scenario: Supplying real-time signal processing subsystems in portable medical ultrasound or audio analyzers. IC Role / Device Role / Timing Role: DCD1 powers 1.1V DSP core; DCD2 supplies 1.5V memory interface; LDOs provide noise-sensitive analog front-end bias (2.8V/2.5V). Use Value: PSRR >55dB at 1kHz ensures clean LDO outputs despite high-frequency switching noise from adjacent bucks. |
| Portable Media Player | Li-ion Battery-Powered Instrument |
Use Scenario: Managing multiple voltage domains in high-resolution portable media players with OLED display and stereo DAC. IC Role / Device Role / Timing Role: DCDs power SoC and display driver ICs; LDOs supply 2.8V touchscreen controller and 2.5V audio codec. Use Value: 50µA quiescent current in skip mode extends playback time by >12% during screen-off idle periods. | Use Scenario: Providing stable, sequenced power to precision ADCs, op-amps, and microcontrollers in handheld test equipment. IC Role / Device Role / Timing Role: DCDs generate main system rails; LDOs deliver ultra-low-noise 2.5V reference and 2.8V sensor excitation. Use Value: 45µVRMS output noise and <200mV dropout at 300mA ensure accurate 16-bit ADC conversion without external filtering. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-buck + dual-LDO power management applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS65023RSBR | 3.3V/1.8V fixed LDOs; 1.5A/1.5A bucks; 2.25MHz switching; no skip mode | Higher LDO output voltages; lacks light-load efficiency optimization for battery-critical apps | Preferred when fixed 3.3V/1.8V LDOs align with system needs and thermal budget permits higher IQ. |
| RT8070ZSP | Dual 2A bucks + single 300mA LDO; 2.5MHz; adjustable LDOs only | Missing second LDO; requires external resistors for LDO programming; no factory-fixed options | Selected when higher buck current (2A) is needed and system can accommodate LDO configuration overhead. |
Compared with TPS65023RSBR and RT8070ZSP, ISL9307IRTAAJFZ-T uniquely combines factory-fixed 2.8V/2.5V LDOs, 3MHz switching for minimal passives, and skip-mode IQ of 50µA - making it optimal for space-constrained, battery-life-sensitive portable designs requiring exact voltage matching without configuration effort.
Availability
ISL9307IRTAAJFZ-T is available at Aetrix Electronics and suitable for smartphone power management, portable medical instrumentation, and Li-ion-powered test equipment requiring stable component supply and long-term lifecycle support.
Supply support for ISL9307IRTAAJFZ-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global leader in microcontrollers, analog, power management, and SoC solutions, with deep expertise in high-efficiency power conversion for portable and embedded systems.
The ISL9307IRTAAJFZ-T belongs to Renesas' mini-PMIC product line, designed specifically for compact, battery-operated devices requiring tightly sequenced, low-noise multi-rail power with minimal external components.
FAQ
What is the function of the FB1 and FB2 pins on the ISL9307IRTAAJFZ-T?
The FB1 and FB2 pins on the ISL9307IRTAAJFZ-T are feedback inputs for the DCD1 and DCD2 buck converters. However, because ISL9307IRTAAJFZ-T is a fixed-output variant (2.8V/2.5V LDOs, adjustable bucks), these pins are internally connected to their respective outputs - no external resistor divider is required. Per the datasheet, they must be tied directly to the corresponding VOLDO1/VOLDO2 nodes in this configuration.
Does the ISL9307IRTAAJFZ-T support power sequencing, and how is it implemented?
Yes, the ISL9307IRTAAJFZ-T supports precise power sequencing via four independent enable pins: ENDCD1, ENDCD2, ENLDO1, and ENLDO2. Each is active-high with 1.4V logic threshold. By controlling the timing of these signals - for example, asserting ENLDO1 before ENDCD1 - designers can enforce strict startup order across all four regulated outputs to meet SoC requirements.
What is the maximum continuous output current capability of each regulator in the ISL9307IRTAAJFZ-T?
The ISL9307IRTAAJFZ-T delivers up to 1500mA continuously from each of its two synchronous buck converters (DCD1 and DCD2), and up to 300mA from each of its two LDOs (VOLDO1 = 2.8V, VOLDO2 = 2.5V). These ratings are valid over the full –40°C to +85°C ambient temperature range with proper PCB thermal design using the exposed pad.
How does the ISL9307IRTAAJFZ-T manage efficiency at light load conditions?
The ISL9307IRTAAJFZ-T enters skip mode under light load, reducing switching frequency to minimize gate drive and switching losses. With both DCDs enabled and no load, quiescent current drops to 50µA typical. This behavior extends battery life significantly during standby or low-activity states without compromising regulation accuracy or transient response.
What thermal management provisions are built into the ISL9307IRTAAJFZ-T?
The ISL9307IRTAAJFZ-T integrates thermal shutdown at 155°C with 30°C hysteresis and relies on its 4mm×4mm TQFN package's exposed thermal pad for heat dissipation. The datasheet specifies θJA = 40.2°C/W and mandates connection of the E-pad to a solid ground plane with ≥9 thermal vias to maintain junction temperature ≤125°C under full load at +85°C ambient.
ISL9307IRTAAJFZ-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 16-WQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Topology:
- Step-Down (Buck) Synchronous (2), Linear (LDO) (2)
- Number of Outputs:
- 4
- Frequency - Switching:
- 3MHz
- Voltage/Current - Output 1:
- 0.8V ~ 5.5V, 1.5A
- Voltage/Current - Output 2:
- 0.8V ~ 5.5V, 1.5A
- Voltage/Current - Output 3:
- 2.8V, 300mA
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 1.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-TQFN (4x4)
ISL9307IRTAAJFZ-T FAQ
1.How can I place an order for ISL9307IRTAAJFZ-T through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL9307IRTAAJFZ-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL9307IRTAAJFZ-T reliable?
The price and inventory of ISL9307IRTAAJFZ-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL9307IRTAAJFZ-T is usually 5 days.
3.What payment methods are accepted for ISL9307IRTAAJFZ-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL9307IRTAAJFZ-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL9307IRTAAJFZ-T?
ISL9307IRTAAJFZ-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL9307IRTAAJFZ-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL9307IRTAAJFZ-T?
For technical support, including ISL9307IRTAAJFZ-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL9307IRTAAJFZ-T requirements.
6.How does Aetrix verify that ISL9307IRTAAJFZ-T is sourced from the original manufacturer or authorized distributors?
All ISL9307IRTAAJFZ-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL9307IRTAAJFZ-T meets industry standards.
7.What is the process for return or replacement of ISL9307IRTAAJFZ-T?
All ISL9307IRTAAJFZ-T units undergo pre-shipment inspection (PSI). If there is an issue with ISL9307IRTAAJFZ-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL9307IRTAAJFZ-T part is unused and in its original packaging.
Return procedure for ISL9307IRTAAJFZ-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL9307IRTAAJFZ-T Tags
-
TPS6521905RHBR
Texas Instruments
-
MIC3385YHL-TR
Microchip Technology
-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments
-
A4402KLPTR-T
Allegro MicroSystems
-
BD71847AMWV-E2
ROHM Semiconductor
-
ADP5040ACPZ-1-R7
Analog Devices Inc.
-
LT3048IDC#TRPBF
Analog Devices Inc.
-
ADP5037ACPZ-R7
Analog Devices Inc.
-
XRP7714ILB-F
MaxLinear, Inc.
-
LTC3260EDE#TRPBF
Analog Devices Inc.
-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
