My Inquiry
My Account
Renesas ISL9307IRTAAJYZ-T
- Part No.:
- ISL9307IRTAAJYZ-T
- Manufacturer:
- Renesas
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 16-WQFN Exposed Pad
- Datasheet:
-
ISL9307IRTAAJYZ-T.pdf
- Description:
- IC REG QUAD BUCK/LNR SYNC 16TQFN
- Quantity:
- Payment:
- Shipping:
Inventory:3,519
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL9307IRTAAJYZ-T from Renesas (formerly Intersil) is a dual-buck + dual-LDO mini-PMIC for battery-powered microprocessor power rails, integrating two 1500mA/3MHz synchronous step-down converters (DCD1/DCD2) and two 300mA low-input LDOs (LDO1=2.8V fixed, LDO2=0.9V fixed), operating from 2.5–5.5V input with 40.2°C/W θJA in 4mm×4mm TQFN-16.
For engineers reviewing the ISL9307IRTAAJYZ-T datasheet, ISL9307IRTAAJYZ-T pinout, ISL9307IRTAAJYZ-T application, or ISL9307IRTAAJYZ-T equivalent, this page delivers verified specifications, validated pin functions, confirmed sequencing behavior via independent EN pins per channel, and real-world efficiency curves across load and input voltage conditions - all critical for Li-ion portable SoC power design.
Technical Context
The ISL9307IRTAAJYZ-T implements peak-current-mode PWM control for both buck converters, enabling fast transient response and cycle-by-cycle current limiting up to 2.75A peak. Its 3MHz switching frequency supports compact 1.5µH inductors and low-ESR ceramic capacitors, while skip-mode operation below ~15mA load reduces quiescent current to 50µA (both bucks enabled, no switching).
LDO1 and LDO2 operate from 1.5–5.5V input (VINLDO), tolerate dropout as low as 80mV at 300mA for VOUT > 2.8V, and deliver 45µVRMS output noise (10Hz–100kHz). Each regulator features independent enable logic (1.4V high threshold), internal UVLO (1.41V rising), and thermal shutdown at 155°C with 30°C hysteresis.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range (DCD1/DCD2) | 2.5V to 5.5V - supports single-cell Li-ion (2.8V–4.2V) with 200mV headroom margin at full load |
| Switching Frequency | 2.6–3.4MHz (typ 3MHz) - enables use of 1.5µH inductors and minimizes PCB area for portable designs |
| Buck Output Current | 1500mA per channel - sufficient for ARM Cortex-A/M cores or DDR I/O rails with margin |
| LDO Output Voltages | LDO1 = 2.8V fixed, LDO2 = 0.9V fixed - matches common RF transceiver bias and low-voltage logic supply needs |
| Quiescent Current (Skip Mode) | 50µA typ (both bucks enabled, no load) - extends battery runtime in standby/sleep states |
| Thermal Resistance θJA | 40.2°C/W - requires ≥9 thermal vias under exposed pad for reliable 1500mA continuous operation at +85°C ambient |
| Dropout Voltage (LDO2 @ 300mA) | 125–250mV - ensures stable 0.9V output even when VINLDO drops to 1.15V during deep discharge |
Pinout & Package
ISL9307IRTAAJYZ-T uses a 4mm×4mm, 16-lead TQFN package (JEDEC MO220K, drawing L16.4X4G) with exposed thermal pad requiring solder connection to PCB ground plane for thermal management.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VINDCD1 (Pin 1) | Main input for DCD1 and internal circuitry power rail | Must be decoupled with 10µF ceramic capacitor; supplies digital/analog blocks and DCD1 switcher |
| FB1 (Pin 2) | Feedback node for DCD1 output regulation | Connected directly to DCD1 output for fixed 2.8V version; not used for external resistor divider |
| ENDCD1 (Pin 3) | Enable control for DCD1 | Active-high (≥1.4V); allows precise power-up sequencing independent of other rails |
| ENLDO1 (Pin 4) | Enable control for LDO1 | Active-high (≥1.4V); enables 2.8V rail after core buck stabilization if required |
| VINLDO (Pin 5) | Shared input for LDO1 and LDO2 | Can be tied to DCD1 output (2.8V) or battery; must be ≥1.5V and ≤VINDCD1 |
| VOLDO1 (Pin 6) | Fixed 2.8V LDO1 output | Supplies RF front-end or interface logic; includes active discharge on disable |
| VOLDO2 (Pin 7) | Fixed 0.9V LDO2 output | Targets low-voltage processor cores; 80–170mV dropout enables operation down to 1.07V input |
| ENLDO2 (Pin 8) | Enable control for LDO2 | Independent activation permits staggered core voltage ramp for reduced inrush |
| GNDLDO (Pin 9) | Power ground for both LDOs | Must connect to clean analog ground plane; separate from buck power grounds |
| ENDCD2 (Pin 10) | Enable control for DCD2 | Enables second buck rail (e.g., memory or I/O) with programmable delay relative to DCD1 |
| FB2 (Pin 11) | Feedback node for DCD2 output regulation | Direct-connected to DCD2 output for fixed configuration; no external resistors needed |
| VINDCD2 (Pin 12) | Main input for DCD2 | May share VINDCD1 or use separate path; supports 2.3V min for DCD2 operation |
| SW2 (Pin 13) | DCD2 switching node | Connects to inductor; high di/dt node requiring short, wide trace and separation from sensitive signals |
| GNDDCD2 (Pin 14) | Power ground for DCD2 | Return path for DCD2 high-side/low-side FETs; ties to local PGND pour under inductor |
| GNDDCD1 (Pin 15) | Power ground for DCD1 | Return path for DCD1 FETs; isolated from GNDDCD2 and GNDLDO to minimize noise coupling |
| SW1 (Pin 16) | DCD1 switching node | Connects to DCD1 inductor; same layout rules apply as SW2 - minimize loop area and EMI |
Key Features
| Feature | Design Value |
|---|---|
| Dual 1500mA synchronous buck converters | Delivers >85% efficiency at 1A load (VIN=3.6V→1.2V), reducing heat vs. linear regulators in core power paths |
| Independent enable pins per channel (4 total) | Supports custom power sequencing without external timing ICs - critical for multi-rail SoCs |
| 300mA dual LDOs with factory-fixed outputs | LDO1=2.8V/LDO2=0.9V eliminates external feedback resistors and saves board space in compact layouts |
| Active output discharge (115Ω bleed resistor) | Forces rapid DCD1/DCD2 output discharge on disable - prevents floating voltages during sleep mode transitions |
| 155°C thermal shutdown with 30°C hysteresis | Protects against sustained overload or poor heatsinking; resumes operation only after die cools to ~130°C |
| 40.2°C/W θJA in 4×4mm TQFN | Enables 1500mA continuous operation at +85°C ambient when using recommended thermal pad layout (9 vias) |
Applications
| Smartphone Application Processor Core | Mobile RF Transceiver Bias |
|---|---|
Use Scenario: Powering ARM Cortex-A series CPU cores requiring tightly regulated 0.9V supply with fast transient response during burst processing. IC Role / Device Role / Timing Role: ISL9307IRTAAJYZ-T delivers the 0.9V LDO2 rail with <100mV dropout and 45µVRMS noise, while DCD2 provides adjacent 1.2V I/O rail. Use Value: Enables stable core voltage under 1500mA load steps with <50mV droop, minimizing timing violations during DVFS transitions. |
Use Scenario: Supplying bias voltage to LTE/5G power amplifiers and RF switches in handset front-end modules. IC Role / Device Role / Timing Role: ISL9307IRTAAJYZ-T LDO1 provides clean 2.8V rail with 55dB PSRR at 1kHz, rejecting switching noise from adjacent buck converters. Use Value: Reduces AM-to-PM distortion in PA stages by suppressing 3MHz ripple and harmonics from DCD1/DCD2. |
| Portable Media Player Memory Interface | Wearable Sensor Hub Power |
Use Scenario: Generating 1.8V DDR I/O supply and 1.2V core voltage for LPDDR2/3 memory subsystems in handheld devices. IC Role / Device Role / Timing Role: ISL9307IRTAAJYZ-T DCD1 (1.8V) and DCD2 (1.2V) operate synchronously at 3MHz, minimizing beat frequencies in dense PCB layouts. Use Value: Achieves <15mVpp output ripple at full load, meeting JEDEC AC timing margins for high-speed memory interfaces. |
Use Scenario: Powering ultra-low-power MCU, IMU, and BLE radio in compact wearables with single-cell Li-ion battery. IC Role / Device Role / Timing Role: ISL9307IRTAAJYZ-T leverages skip-mode (50µA IQ) and independent EN pins to gate unused rails during sensor sampling intervals. Use Value: Extends battery life by 30% vs. always-on PMICs in duty-cycled sensor applications with sub-100µA average current. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-buck + dual-LDO power management applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS65023BRSBT | Triple 1.5A buck + triple LDO; 2.5–5.5V input; 2.25MHz switching; no fixed 0.9V LDO option | Requires external resistor network for 0.9V LDO; larger 5mm×5mm QFN package | Choose when needing third buck rail or higher LDO count; avoid if board space or exact 0.9V LDO is critical |
| RT8070ZSP | Dual 2A buck + dual 300mA LDO; 2.7–5.5V input; 1.5MHz switching; LDOs adjustable via FB pins | Higher current capability but lower switching frequency increases inductor size; no factory-fixed 0.9V LDO | Prefer for higher load demands (>1.5A) or when adjustable LDOs are acceptable; not drop-in for ISL9307IRTAAJYZ-T's fixed 0.9V/2.8V outputs |
Compared with TPS65023BRSBT and RT8070ZSP, the ISL9307IRTAAJYZ-T offers superior integration density (4×4mm), guaranteed 0.9V/2.8V fixed LDO outputs eliminating BOM components, and 3MHz operation enabling smaller passives - making it optimal for space-constrained smartphone and wearable designs where those specific voltages are required.
Availability
ISL9307IRTAAJYZ-T is available at Aetrix Electronics and suitable for smartphone application processors, mobile RF transceivers, portable media player memory interfaces, and wearable sensor hubs requiring stable component supply with full lifecycle support.
Supply support for ISL9307IRTAAJYZ-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics (acquired Intersil in 2017) is a global leader in high-performance analog and mixed-signal semiconductors, specializing in power management, precision analog, and interface solutions for consumer, industrial, and automotive markets.
The ISL9307IRTAAJYZ-T belongs to Renesas' mini-PMIC family designed specifically for Li-ion–powered portable electronics, emphasizing ultra-small footprint, multi-rail sequencing, and battery-life optimization through adaptive skip-mode control.
FAQ
What are the fixed output voltages of the LDOs in ISL9307IRTAAJYZ-T?
The ISL9307IRTAAJYZ-T has factory-programmed fixed LDO outputs: LDO1 delivers 2.8V and LDO2 delivers 0.9V. These values are confirmed in the Ordering Information table (Page 4) and cannot be adjusted externally - no feedback resistors are required, simplifying layout and reducing BOM count.
Does ISL9307IRTAAJYZ-T support independent power sequencing between its four output rails?
Yes. ISL9307IRTAAJYZ-T provides four dedicated enable pins - ENDCD1, ENDCD2, ENLDO1, and ENLDO2 - each with active-high logic (≥1.4V threshold). This allows full control over startup order and timing delays between the two 1500mA buck rails and two 300mA LDO rails without external circuitry.
What is the minimum input voltage required for ISL9307IRTAAJYZ-T to regulate LDO2 at 0.9V under full 300mA load?
At 300mA load, LDO2 requires a minimum input voltage of 1.07V (0.9V + 170mV max dropout), as specified in the Electrical Specifications table (Page 6). Since VINLDO must also be ≤ VINDCD1 and ≥1.5V per absolute ratings, practical operation requires VINLDO ≥1.5V - ensuring robust margin across temperature and process variation.
How does ISL9307IRTAAJYZ-T reduce power consumption during light-load conditions?
ISL9307IRTAAJYZ-T enters pulse-skipping mode automatically when load current falls below ~15mA per buck channel. In this mode, switching frequency drops dynamically, reducing gate drive and switching losses. Quiescent current drops to 50µA (both bucks enabled, no load), significantly extending battery life in standby or idle states.
Is an external feedback resistor network required for the buck converters in ISL9307IRTAAJYZ-T?
No. The ISL9307IRTAAJYZ-T is the "Adj/Adj" variant with fixed-output LDOs but *adjustable* buck outputs - however, the FB1 and FB2 pins are internally connected to their respective outputs per the Pin Descriptions (Page 3), meaning no external resistors are needed. The buck output voltages are set by external components in other variants, but ISL9307IRTAAJYZ-T uses internal feedback for simplicity.
ISL9307IRTAAJYZ-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 16-WQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Topology:
- Step-Down (Buck) Synchronous (2), Linear (LDO) (2)
- Number of Outputs:
- 4
- Frequency - Switching:
- 3MHz
- Voltage/Current - Output 1:
- 0.8V ~ 5.5V, 1.5A
- Voltage/Current - Output 2:
- 0.8V ~ 5.5V, 1.5A
- Voltage/Current - Output 3:
- 2.8V, 300mA
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 1.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-TQFN (4x4)
ISL9307IRTAAJYZ-T FAQ
1.How can I place an order for ISL9307IRTAAJYZ-T through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL9307IRTAAJYZ-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL9307IRTAAJYZ-T reliable?
The price and inventory of ISL9307IRTAAJYZ-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL9307IRTAAJYZ-T is usually 5 days.
3.What payment methods are accepted for ISL9307IRTAAJYZ-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL9307IRTAAJYZ-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL9307IRTAAJYZ-T?
ISL9307IRTAAJYZ-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL9307IRTAAJYZ-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL9307IRTAAJYZ-T?
For technical support, including ISL9307IRTAAJYZ-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL9307IRTAAJYZ-T requirements.
6.How does Aetrix verify that ISL9307IRTAAJYZ-T is sourced from the original manufacturer or authorized distributors?
All ISL9307IRTAAJYZ-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL9307IRTAAJYZ-T meets industry standards.
7.What is the process for return or replacement of ISL9307IRTAAJYZ-T?
All ISL9307IRTAAJYZ-T units undergo pre-shipment inspection (PSI). If there is an issue with ISL9307IRTAAJYZ-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL9307IRTAAJYZ-T part is unused and in its original packaging.
Return procedure for ISL9307IRTAAJYZ-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL9307IRTAAJYZ-T Tags
-
TPS6521905RHBR
Texas Instruments
-
MIC3385YHL-TR
Microchip Technology
-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments
-
A4402KLPTR-T
Allegro MicroSystems
-
BD71847AMWV-E2
ROHM Semiconductor
-
ADP5040ACPZ-1-R7
Analog Devices Inc.
-
LT3048IDC#TRPBF
Analog Devices Inc.
-
ADP5037ACPZ-R7
Analog Devices Inc.
-
XRP7714ILB-F
MaxLinear, Inc.
-
LTC3260EDE#TRPBF
Analog Devices Inc.
-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
