Renesas ISL95310WIU10Z
- Part No.:
- ISL95310WIU10Z
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
ISL95310WIU10Z.pdf
- Description:
- IC DGTL POT 10KOHM 128TAP 10MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,440
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL95310WIU10Z from Intersil is a digitally controlled potentiometer (XDCP™) with 10kΩ total resistance, 128-tap up/down interface, 0–13.2V terminal voltage range, ±4 ppm/°C ratiometric temperature coefficient, and nonvolatile wiper position storage. It replaces mechanical potentiometers in precision analog trimming applications such as LCD contrast control and bias adjustment.
For engineers reviewing the ISL95310WIU10Z datasheet, ISL95310WIU10Z pinout, ISL95310WIU10Z application, or ISL95310WIU10Z equivalent, key selection criteria include its 10-lead MSOP package, 70Ω typical wiper resistance at 3.3V, 2µA standby current at 3.6V, -40°C to +85°C industrial temperature range, and compatibility with 2.7–5.5V VCC and 8–13.2V V+ bias rails.
Technical Context
The ISL95310WIU10Z implements a 127-element resistor array with a digitally controlled wiper driven by a 7-bit up/down counter and decoded via transfer gates. Its nonvolatile Initial Value Register (IVR) recalls stored wiper position on power-up, while volatile Wiper Counter Register (WR) enables real-time adjustment without memory write latency.
Operation requires strict sequencing: VCC must be applied before or simultaneously with V+, and CS must be high before VCC ramp exceeds 1V to prevent inadvertent store. The "make-before-break" wiper switching ensures continuity during tap transitions, and the device supports both three-terminal potentiometer and two-terminal variable resistor configurations.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Total Resistance (RTOTAL) | 10kΩ - defines full-scale analog range for voltage divider or rheostat use |
| Wiper Resolution | 128 taps (0.8% step resolution) - enables fine-grained analog tuning with 1 LSB ≈ 0.78% of V+ span |
| Terminal Voltage Range | 0V to +13.2V on RH/RW/RL - supports high-voltage analog signal paths beyond standard logic rails |
| Wiper Resistance | 70Ω typical at 3.3V - minimizes insertion error in precision voltage divider configurations |
| Standby Current | 2µA at VCC = 3.6V - enables ultra-low-power operation in battery-backed or energy-sensitive systems |
| Ratiometric Tempco | ±4 ppm/°C - ensures stable voltage division ratio over -40°C to +85°C without external calibration |
| Nonvolatile Endurance | 200,000 data changes per bit - guarantees long-term field reliability for infrequent but critical trim updates |
Pinout & Package
ISL95310WIU10Z is housed in a 10-lead MSOP (Mini Small Outline Plastic) package, RoHS-compliant with Pb-free plus anneal finish, footprint per JEDEC MO-187-BA, dimensions 3.0mm × 3.0mm × 1.1mm max height.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 U/D | Direction control input | Determines wiper increment/decrement direction; logic level sets counter behavior during INC edge |
| 2 GND | Ground reference | Common return for VCC, digital inputs, and resistor array low-side terminal RL |
| 3 VCC | Digital supply rail | Powers internal logic, counter, and memory; must be applied before or with V+ to avoid undefined switch states |
| 4 CS | Chip select / store trigger | Active-low enable; rising edge with INC HIGH initiates nonvolatile wiper position store |
| 5 NC | No-connect terminal | Must remain unconnected; no internal connection or function |
| 6 RH | High-side fixed terminal | One end of 10kΩ resistor array; accepts up to +13.2V bias; not tied to VCC |
| 7 RW | Wiper output terminal | Movable contact point; delivers tapped voltage or resistance; exhibits 70Ω typical on-resistance |
| 8 RL | Low-side fixed terminal | Other end of resistor array; typically grounded but may float or bias to negative reference |
| 9 V+ | Analog bias supply | Provides headroom for RH/RW/RL terminals; independent of VCC; must not exceed +13.2V |
| 10 INC | Increment clock input | Negative-edge triggered; advances wiper one tap per valid falling edge when CS is LOW |
Key Features
| Feature | Design Value |
|---|---|
| Nonvolatile wiper storage | Retains last-set position across power cycles via EEPROM-based IVR; eliminates startup recalibration |
| Make-before-break wiper switching | Prevents open-circuit transients during tap transitions; avoids signal dropout in sensitive analog paths |
| Temperature-compensated resistor array | ±4 ppm/°C ratiometric tempco ensures stable voltage division ratio over full industrial temperature range |
| Low wiper resistance | 70Ω typical at 3.3V minimizes loading error in high-impedance feedback or sensor bias networks |
| Wide analog voltage range | 0–13.2V terminal capability enables direct interface with analog subsystems operating above 5V rails |
| Ultra-low standby current | 2µA at 3.6V VCC allows integration into always-on circuits without compromising system power budget |
Applications
| LCD Contrast Control | Power Supply Bias Adjustment |
|---|---|
|
Use Scenario: Fine-tuning contrast voltage in automotive or industrial LCD displays under varying ambient temperatures. IC Role / Device Role / Timing Role: Three-terminal potentiometer providing adjustable DC bias to LCD driver IC's contrast pin. Use Value: Eliminates manual potentiometer replacement and enables factory-programmed or software-adjustable contrast profiles with 0.8% resolution. |
Use Scenario: Calibrating reference voltage or current-sense gain in isolated DC-DC converters during production test. IC Role / Device Role / Timing Role: Two-terminal variable resistor in feedback loop of error amplifier to set output voltage or current limit. Use Value: Enables one-time factory trim with nonvolatile storage, avoiding post-assembly rework and supporting automated test flow. |
| Sensor Signal Conditioning | Industrial DAC Offset Compensation |
|
Use Scenario: Compensating zero-point drift in bridge-based pressure or temperature sensors over temperature. IC Role / Device Role / Timing Role: Precision voltage divider injecting calibrated offset into instrumentation amplifier input stage. Use Value: ±4 ppm/°C ratiometric tempco maintains offset accuracy without software compensation, reducing MCU overhead. |
Use Scenario: Nulling output offset errors in 12–16-bit DACs used in programmable logic controller (PLC) analog outputs. IC Role / Device Role / Timing Role: Adjustable resistor in summing node of op-amp-based offset correction circuit. Use Value: 128-tap resolution provides sub-LSB trimming capability, enabling DACs to meet ±1 LSB INL specifications. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ISL95310UIU10Z | 50kΩ RTOTAL (vs. 10kΩ), same 128-tap, -40°C to +85°C, identical MSOP-10 package and pinout | Higher resistance better suited for high-impedance bias networks; lower current draw but reduced noise immunity in low-Z paths | Select ISL95310UIU10Z when circuit requires >10kΩ impedance to minimize loading on reference sources or reduce power dissipation |
| AD5170BRMZ-10 | I²C interface (vs. up/down), 10kΩ, 256-tap, ±30 ppm/°C tempco, same MSOP-10 package | I²C enables multi-device addressing and register readback; higher resolution but poorer temperature stability than ISL95310WIU10Z | Choose AD5170BRMZ-10 when system already uses I²C bus and requires wiper position monitoring or daisy-chaining multiple DCPs |
Compared with ISL95310WIU10Z, ISL95310UIU10Z offers higher resistance for low-current biasing but identical interface and reliability, while AD5170BRMZ-10 trades superior tempco and simpler control for I²C flexibility and finer resolution-making each optimal for distinct system architecture constraints.
Availability
ISL95310WIU10Z is available at Aetrix Electronics and suitable for LCD contrast control, power supply bias adjustment, sensor signal conditioning, and industrial DAC offset compensation requiring stable component supply and long-term calibration retention.
Supply support for ISL95310WIU10Z includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil Corporation is a leading provider of precision analog and power management solutions, now part of Renesas Electronics, with deep expertise in high-reliability industrial and automotive signal conditioning ICs.
The ISL95310WIU10Z belongs to Intersil's XDCP™ family of nonvolatile digital potentiometers, designed specifically for replacing mechanical trimmers in harsh-environment applications where long-term stability, temperature resilience, and field programmability are critical.
FAQ
What is the maximum allowable voltage on the RH, RW, and RL terminals of the ISL95310WIU10Z?
The ISL95310WIU10Z supports a terminal voltage range of 0V to +13.2V on RH, RW, and RL pins relative to GND. This rating is absolute and independent of VCC; exceeding +13.2V risks permanent damage. The device is rated for ΔV = |V(RH) − V(RL)| ≤ V+, so proper biasing of V+ is required to maintain safe operation across the full resistor array.
Does the ISL95310WIU10Z require external pull-up resistors on its U/D, INC, or CS pins?
No, the ISL95310WIU10Z does not require external pull-up resistors on U/D, INC, or CS. Its digital inputs feature CMOS-compatible thresholds (VIL = 0.3×VCC, VIH = 0.7×VCC) and internal hysteresis (0.05×VCC), allowing direct connection to microcontroller GPIOs. Input leakage remains within ±10 µA, making externally biased interfaces unnecessary for standard logic-level drive.
How is nonvolatile wiper position stored and recalled in the ISL95310WIU10Z?
The ISL95310WIU10Z stores wiper position in a nonvolatile Initial Value Register (IVR) using EEPROM technology. A store is triggered by raising CS from LOW to HIGH while INC is held HIGH. On power-up, when VCC crosses the 1.8–2.6V recall threshold, the IVR contents load into the volatile Wiper Counter Register (WR), positioning the wiper automatically-no host initialization code is needed for default operation of ISL95310WIU10Z.
Can the ISL95310WIU10Z operate with VCC = 3.3V and V+ = 12V simultaneously?
Yes, the ISL95310WIU10Z is fully specified to operate with VCC = 3.3V (within 2.7–5.5V range) and V+ = 12V (within 8–13.2V range) simultaneously. This dual-rail capability allows digital logic to run from a low-noise 3.3V supply while the analog resistor array interfaces directly with higher-voltage signal chains-enabling clean separation of digital and analog domains in ISL95310WIU10Z designs.
What is the wiper resistance specification for the ISL95310WIU10Z, and how does it affect circuit performance?
The ISL95310WIU10Z has a typical wiper resistance of 70Ω at 3.3V, with a maximum of 200Ω. This low on-resistance minimizes insertion error in voltage divider configurations-especially critical in high-gain or high-impedance feedback paths. For example, in a 10kΩ divider with 1V across RH–RL, 70Ω adds only ~0.7% error, preserving accuracy without requiring external buffer amplifiers in most ISL95310WIU10Z applications.
ISL95310WIU10Z Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 1
- Number of Taps:
- 128
- Resistance (Ohms):
- 10k
- Interface:
- Up/Down (U/D, INC, CS)
- Memory Type:
- Non-Volatile
- Voltage - Supply:
- 2.7V ~ 5.5V
- Features:
- -
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- ±45ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 10-MSOP
- Operating Temperature:
- -40°C ~ 85°C
- Resistance - Wiper (Ohms) (Typ):
- 70
ISL95310WIU10Z FAQ
1.How can I place an order for ISL95310WIU10Z through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL95310WIU10Z on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL95310WIU10Z reliable?
The price and inventory of ISL95310WIU10Z are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL95310WIU10Z is usually 5 days.
3.What payment methods are accepted for ISL95310WIU10Z?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL95310WIU10Z transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL95310WIU10Z?
ISL95310WIU10Z orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL95310WIU10Z order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL95310WIU10Z?
For technical support, including ISL95310WIU10Z datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL95310WIU10Z requirements.
6.How does Aetrix verify that ISL95310WIU10Z is sourced from the original manufacturer or authorized distributors?
All ISL95310WIU10Z products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL95310WIU10Z meets industry standards.
7.What is the process for return or replacement of ISL95310WIU10Z?
All ISL95310WIU10Z units undergo pre-shipment inspection (PSI). If there is an issue with ISL95310WIU10Z, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL95310WIU10Z part is unused and in its original packaging.
Return procedure for ISL95310WIU10Z:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL95310WIU10Z Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

