Renesas ISL95311UIU10Z
- Part No.:
- ISL95311UIU10Z
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
ISL95311UIU10Z.pdf
- Description:
- IC DGTL POT 50KOHM 128TAP 10MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,152
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL95311UIU10Z from Renesas (formerly Intersil) is a digitally controlled potentiometer (XDCP™) with 128-tap resolution, 50kΩ total resistance, I²C interface, and nonvolatile wiper position storage. It operates with V+ up to +13.2V and VCC from 2.7V to 5.5V, and is used for precision analog biasing and LCD contrast control in industrial and automotive systems.
For engineers reviewing the ISL95311UIU10Z datasheet, ISL95311UIU10Z pinout, ISL95311UIU10Z application, or ISL95311UIU10Z equivalent, this page delivers verified electrical specs, terminal roles, real-world use cases, and validated alternative parts - all confirmed against the FN8084.1 datasheet and Renesas product documentation.
Technical Context
The ISL95311UIU10Z implements a 127-element resistor array with CMOS "make-before-break" wiper switching, enabling monotonic resistance adjustment between RH and RL terminals. Its 7-bit volatile Wiper Register (WR) and nonvolatile Initial Value Register (IVR) are accessed via I²C using slave address bits A1/A0, supporting up to four devices on one bus.
Power sequencing is critical: VCC must ramp monotonically at ≥0.2 V/ms and reach ≥2.5V within 7.5ms; V+ must not be applied before VCC to avoid undefined wiper states. At power-up, IVR contents (default 0x40) load into WR, positioning the wiper at mid-scale unless reprogrammed.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| RTOTAL | 50kΩ - fixed end-to-end resistance; defines full-scale voltage division range and current-handling capability in bias networks. |
| Wiper Resolution | 128 taps (0–127) - provides 0.8% step resolution; enables fine-grained analog tuning without mechanical wear. |
| V+ Operating Range | +8.0V to +13.2V - supports high-voltage analog signal paths while maintaining digital control integrity via separate VCC rail. |
| Wiper Resistance | 70Ω typical @ 3.3V - low on-resistance minimizes insertion error in precision divider or variable-resistor configurations. |
| Nonvolatile Endurance | 200,000 write cycles - ensures long-term reliability for field-programmable calibration and configuration storage. |
| I²C Clock Frequency | 400 kHz - compatible with standard fast-mode I²C controllers; enables rapid wiper updates in closed-loop systems. |
| Standby Current | 2 µA @ VCC = +3.6V - ultra-low quiescent draw suitable for battery-backed or energy-sensitive applications. |
Pinout & Package
10-lead MSOP package (M10.118), RoHS-compliant, Pb-free matte tin termination. Thermal pad not present; body dimensions: 3.0 mm × 3.0 mm × 1.0 mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 SDA | I²C bidirectional data line | Open-drain output requiring external pull-up; supports multi-master arbitration and ACK/NACK signaling per I²C spec. |
| 2 GND | Analog/digital reference ground | Common return for VCC, V+, and DCP terminals; must be low-impedance to minimize noise coupling into resistor array. |
| 3 VCC | Digital logic supply | 2.7V–5.5V rail powering I²C interface, control logic, and memory; independent of analog V+ rail. |
| 4 A1 | I²C slave address bit | Configures LSB of 7-bit slave address (01010xx); allows up to four ISL95311 devices on same I²C bus. |
| 5 A0 | I²C slave address bit | Configures LSB-1 of 7-bit slave address (01010xx); paired with A1 to select device identity. |
| 6 RH | High-side potentiometer terminal | Fixed end of resistor array; connects to V+ in voltage-divider mode; maximum voltage = V+. |
| 7 RW | Wiper terminal | Movable contact point; outputs intermediate voltage or forms variable resistance with RH/RL; max current ±3.0 mA. |
| 8 RL | Low-side potentiometer terminal | Fixed end of resistor array; typically grounded in divider mode; referenced to GND potential. |
| 9 V+ | Analog bias supply | +8.0V to +13.2V analog rail powering resistor array; must be applied after or simultaneously with VCC. |
| 10 SCL | I²C clock input | Open-drain input requiring external pull-up; synchronizes all I²C transfers; timing compliant with 400 kHz fast-mode. |
Key Features
| Feature | Design Value |
|---|---|
| Nonvolatile wiper recall | IVR retains power-up position across 50 years @ +75°C; eliminates need for host MCU initialization at boot. |
| Temperature-compensated array | Ratiometric tempco ±4 ppm/°C - maintains stable voltage division ratio over -40°C to +85°C industrial range. |
| Monotonic wiper response | INL ≤ ±1 LSB, DNL ≤ ±0.5 LSB - guarantees predictable, glitch-free resistance transitions during dynamic adjustment. |
| Low-leakage analog path | DCP pin leakage ≤ 1 µA - preserves accuracy in high-impedance sensor biasing and reference-setting circuits. |
| Make-before-break switching | Prevents open-circuit transients during tap changes - essential for stable operation in feedback loops and audio paths. |
Applications
| LCD Contrast Control | Industrial Sensor Biasing |
|---|---|
|
Use Scenario: Adjusting contrast voltage for monochrome STN or segment LCD displays in factory HMIs and instrumentation panels. IC Role / Device Role / Timing Role: Three-terminal voltage divider supplying precise DC bias to LCD common electrode; wiper position sets VCONTRAST. Use Value: Replaces mechanical trimpots with field-updatable settings; 50kΩ RTOTAL matches typical LCD driver input impedance. |
Use Scenario: Setting bias current for precision temperature sensors (e.g., RTDs, thermistors) in process control transmitters. IC Role / Device Role / Timing Role: Two-terminal variable resistor in constant-current source topology; RL–RW or RH–RW configures IBIAS. Use Value: 70Ω typical wiper resistance minimizes offset error; nonvolatile storage retains calibrated offset across power cycles. |
| Automotive Cabin Lighting Dimming | Programmable Power Supply Trim |
|
Use Scenario: Analog dimming control for LED cabin lighting modules where PWM is unsuitable due to EMI constraints. IC Role / Device Role / Timing Role: Voltage divider feeding op-amp input that drives LED current sink; V+ = 12V battery rail. Use Value: V+ rating up to +13.2V accommodates automotive load-dump transients; I²C allows centralized dimming profile updates. |
Use Scenario: Fine-tuning output voltage of isolated DC-DC converters in telecom power shelves and server PSUs. IC Role / Device Role / Timing Role: Resistor in feedback network of TL431 or similar shunt regulator; RW adjusts reference voltage divider ratio. Use Value: 128-tap resolution enables <±0.5% output voltage trim; nonvolatile IVR preserves factory calibration without EEPROM overhead. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5175BRMZ-50 | 256-tap, SPI interface, 50kΩ, ±15V VDD tolerance; no separate V+ rail; higher INL (±0.5% FSR). | Requires SPI host instead of I²C; supports bipolar supplies but lacks dedicated high-voltage analog rail. | Choose when SPI is preferred and bipolar operation needed; avoid if V+ > VCC separation is required for noise isolation. |
| MCP45HV51-503E/MS | 256-tap, I²C, 50kΩ, VDD = 2.7–5.5V, VH = 12V max; no nonvolatile recall on power-up; requires external capacitor for VH regulation. | Lower VH rating limits use in 13.2V systems; volatile-only wiper requires host MCU restore sequence. | Choose for cost-sensitive designs where host firmware can manage wiper state; avoid for standalone recalibration-critical systems. |
Compared with AD5175BRMZ-50 and MCP45HV51-503E/MS, the ISL95311UIU10Z uniquely combines I²C compatibility, dedicated 13.2V V+ rail, guaranteed nonvolatile power-up recall, and industrial temperature range - making it optimal for embedded analog trimming where reliability and analog integrity are prioritized over tap count.
Availability
ISL95311UIU10Z is available at Aetrix Electronics and suitable for industrial sensor calibration, automotive lighting control, LCD display biasing, and programmable power supply trimming requiring stable component supply and long-term obsolescence management.
Supply support for ISL95311UIU10Z includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics acquired Intersil in 2017 and maintains its precision analog portfolio, emphasizing high-reliability ICs for industrial, automotive, and computing infrastructure.
The ISL95311UIU10Z belongs to the XDCP™ (eXternally Digitally Controlled Potentiometer) family, designed specifically to replace mechanical potentiometers in environments demanding long-term stability, remote programmability, and immunity to vibration, dust, and humidity.
FAQ
What is the maximum allowable voltage on the V+ pin of the ISL95311UIU10Z?
The absolute maximum voltage on the V+ pin of the ISL95311UIU10Z is +13.2V referenced to GND. Operation beyond this risks permanent damage to the resistor array and wiper switches. The recommended operating range is +8.0V to +13.2V, and V+ must always be applied after or simultaneously with VCC to prevent undefined wiper states.
Does the ISL95311UIU10Z retain its wiper position after power cycling?
Yes, the ISL95311UIU10Z retains its wiper position after power cycling via its nonvolatile Initial Value Register (IVR). At power-up, the IVR contents (default 0x40) are automatically loaded into the volatile Wiper Register (WR), positioning the wiper at mid-scale unless previously programmed to another value. This recall occurs within 3 ms after VCC exceeds 1.8V.
Can the ISL95311UIU10Z be used as a two-terminal variable resistor?
Yes, the ISL95311UIU10Z can be configured as a two-terminal variable resistor by connecting either RH or RL to the circuit node and using RW as the adjustable terminal, leaving the unused fixed terminal unconnected. In this mode, resistance between RW and the connected terminal varies from near 0Ω to RTOTAL (50kΩ), with monotonic behavior and ±0.5 LSB DNL.
What is the I²C slave address format for the ISL95311UIU10Z?
The ISL95311UIU10Z uses a 7-bit I²C slave address with prefix 01010xx, where the two least-significant bits are set by logic levels on pins A1 (bit-1) and A0 (bit-0). For example, with A1 = LOW and A0 = LOW, the address is 0x28; with A1 = HIGH and A0 = LOW, it is 0x2A. Up to four devices can share one I²C bus using unique A1/A0 combinations.
How does the ISL95311UIU10Z handle power supply sequencing?
The ISL95311UIU10Z requires strict power sequencing: VCC must ramp monotonically at ≥0.2 V/ms and reach ≥2.5V within 7.5ms, and V+ must never be applied before VCC. Violating this risks multiple wiper switches turning on simultaneously, causing transient loading on the V+ rail and unpredictable wiper positions. V+ should also turn off before or with VCC to prevent undefined states.
ISL95311UIU10Z Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 1
- Number of Taps:
- 128
- Resistance (Ohms):
- 50k
- Interface:
- I2C
- Memory Type:
- Non-Volatile
- Voltage - Supply:
- 2.7V ~ 5.5V
- Features:
- Selectable Address
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- ±45ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 10-MSOP
- Operating Temperature:
- -40°C ~ 85°C
- Resistance - Wiper (Ohms) (Typ):
- 70
ISL95311UIU10Z FAQ
1.How can I place an order for ISL95311UIU10Z through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL95311UIU10Z on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL95311UIU10Z reliable?
The price and inventory of ISL95311UIU10Z are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL95311UIU10Z is usually 5 days.
3.What payment methods are accepted for ISL95311UIU10Z?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL95311UIU10Z transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL95311UIU10Z?
ISL95311UIU10Z orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL95311UIU10Z order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL95311UIU10Z?
For technical support, including ISL95311UIU10Z datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL95311UIU10Z requirements.
6.How does Aetrix verify that ISL95311UIU10Z is sourced from the original manufacturer or authorized distributors?
All ISL95311UIU10Z products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL95311UIU10Z meets industry standards.
7.What is the process for return or replacement of ISL95311UIU10Z?
All ISL95311UIU10Z units undergo pre-shipment inspection (PSI). If there is an issue with ISL95311UIU10Z, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL95311UIU10Z part is unused and in its original packaging.
Return procedure for ISL95311UIU10Z:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL95311UIU10Z Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

