Renesas ISL95311WIU10Z
- Part No.:
- ISL95311WIU10Z
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
ISL95311WIU10Z.pdf
- Description:
- IC DGTL POT 10KOHM 128TAP 10MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:100
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL95311WIU10Z from Renesas (formerly Intersil) is a digitally controlled potentiometer (XDCP™) with I²C interface, 10kΩ total resistance, 128-tap resolution, and nonvolatile wiper position storage. It operates as a three-terminal potentiometer or two-terminal variable resistor, supporting terminal voltages from 0V to +13.2V. It is used in LCD contrast control, bias adjustment circuits, and mechanical potentiometer replacement in industrial and automotive systems.
For engineers reviewing the ISL95311WIU10Z datasheet, ISL95311WIU10Z pinout, ISL95311WIU10Z application, or ISL95311WIU10Z equivalent, key selection criteria include I²C address configurability (A0/A1), 70Ω typical wiper resistance at 3.3V, ±3.0mA max wiper current, -40°C to +85°C operating range, and 10-lead MSOP package compatibility with Pb-free reflow profiles.
Technical Context
The ISL95311WIU10Z implements a 127-element resistor array with CMOS "make-before-break" wiper switching, controlled by a 7-bit volatile Wiper Register (WR) and initialized from a nonvolatile Initial Value Register (IVR). Its I²C interface supports 400kHz clock rate, slave address selection via A0/A1 pins, and dual-register access (WR/IVR) via an Access Control Register at address 02h.
Power sequencing requires VCC applied before or simultaneously with V+, with V+ ramping between 8.0V–13.2V and VCC between 2.7V–5.5V. The device recalls IVR contents to WR on power-up after VCC exceeds 1.5V, with 3ms delay to full initialization. Wiper response time is 1µs from SCL falling edge to physical tap change.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Total Resistance (RTOTAL) | 10kΩ - defines full-scale voltage division ratio and current handling in resistor-mode applications. |
| Wiper Resolution | 128 taps (0–127) - provides 0.8% step resolution for precise analog tuning. |
| Terminal Voltage Range | 0V to +13.2V on RH/RW/RL - enables direct use in high-voltage analog signal paths without level-shifting. |
| Wiper Resistance | 70Ω typical at 3.3V - minimizes insertion error in voltage divider configurations. |
| Nonvolatile Endurance | 200,000 write cycles - supports long-term field calibration and configuration updates. |
| Standby Current | 2µA at VCC = 3.6V - suitable for battery-powered or low-power standby modes. |
| I²C Clock Frequency | 400kHz - compatible with standard fast-mode I²C controllers without custom timing adjustments. |
Pinout & Package
ISL95311WIU10Z is housed in a 10-lead MSOP package (Pb-free, RoHS compliant, pkg drawing M10.118), with exposed pad not electrically connected. Pin functions are validated per FN8084 Rev 2.00 datasheet.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1: SDA | I²C bidirectional data line | Open-drain output requiring external pull-up; supports multi-drop bus with wire-OR logic. |
| 2: GND | Analog/digital ground reference | Common return for VCC, V+, and DCP terminals; must be low-impedance for noise-sensitive analog operation. |
| 3: VCC | Digital logic supply | 2.7V–5.5V input powering I²C interface and control logic; must ramp monotonically during power-up. |
| 4: A1 | I²C slave address bit 1 | Configures LSB of 7-bit slave address (01010xx); allows up to four devices on same I²C bus. |
| 5: A0 | I²C slave address bit 0 | Configures LSB of 7-bit slave address (01010xx); combined with A1 sets unique device addressing. |
| 6: RH | Potentiometer high terminal | Fixed end of resistor array; accepts up to +13.2V; connects to V+ for voltage divider mode. |
| 7: RW | Wiper terminal | Movable contact point; outputs intermediate voltage; rated for ±3.0mA continuous current. |
| 8: RL | Potentiometer low terminal | Fixed end of resistor array; referenced to GND in standard voltage divider setup. |
| 9: V+ | Analog bias supply | 8.0V–13.2V supply for DCP array; must be applied after or with VCC to prevent undefined wiper states. |
| 10: SCL | I²C clock input | Open-drain input requiring external pull-up; synchronizes all serial transfers at up to 400kHz. |
Key Features
| Feature | Design Value |
|---|---|
| Nonvolatile wiper position storage | IVR retains power-up setting for 50 years at ≤+75°C, eliminating need for host MCU reinitialization. |
| Temperature-compensated resistor array | Ratiometric tempco of ±4 ppm/°C ensures stable voltage division across -40°C to +85°C. |
| Low wiper resistance | 70Ω typical at 3.3V reduces loading error in precision divider and gain-setting applications. |
| High reliability endurance | 200,000 nonvolatile write cycles enable field calibration and lifetime parameter tuning. |
| I²C address flexibility | A0/A1 pins support four unique slave addresses on shared bus, simplifying multi-device system design. |
Applications
| LCD Contrast Control | Power Supply Bias Adjustment |
|---|---|
|
Use Scenario: Adjusting contrast voltage for character or segment-based LCD displays in industrial HMIs and automotive instrument clusters. IC Role / Device Role / Timing Role: Three-terminal potentiometer with RH tied to VDD_LCD, RL grounded, and RW feeding LCD V0 pin. Use Value: Eliminates manual trimmer replacement; enables factory calibration and dynamic contrast tuning via I²C under MCU control. |
Use Scenario: Setting reference voltage or feedback divider ratio in adjustable DC-DC converters and LDOs. IC Role / Device Role / Timing Role: Two-terminal variable resistor between feedback node and ground or VREF in voltage regulation loop. Use Value: Enables programmable output voltage without hardware changes; supports multiple output variants from single PCB layout. |
| Industrial Sensor Signal Conditioning | Automotive Cabin Control Panel |
|
Use Scenario: Calibrating offset/gain in analog sensor front-ends (e.g., pressure, temperature transducers) during production test. IC Role / Device Role / Timing Role: Precision voltage divider in op-amp summing or instrumentation amplifier gain networks. Use Value: Achieves <±1 LSB integral nonlinearity and ±0.5 LSB differential nonlinearity over full temperature range. |
Use Scenario: Replacing mechanical pots in HVAC, lighting dimmer, or audio volume controls within automotive cabin modules. IC Role / Device Role / Timing Role: Nonvolatile two-terminal rheostat in microcontroller-driven analog interface circuits. Use Value: Withstands 200k write cycles and 50-year data retention, meeting automotive AEC-Q200 reliability expectations. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5171BRMZ10 | Single-channel, 10kΩ, I²C interface, but only 64 taps (6-bit), higher wiper resistance (120Ω typ), no V+ bias rail. | Limited resolution and no high-voltage terminal support restricts use in >5.5V analog paths. | Choose AD5171BRMZ10 only if 64-tap resolution suffices and system operates entirely below 5.5V. |
| MCP45HV51-103E/MS | 10kΩ, 256-tap, SPI interface, 12V tolerant, but requires separate SPI controller and lacks nonvolatile IVR auto-recall on power-up. | Requires host firmware to reload wiper position post-power-up; incompatible with pure I²C systems. | Select MCP45HV51-103E/MS when higher resolution and SPI infrastructure exist, and nonvolatile recall is managed externally. |
Compared with AD5171BRMZ10 and MCP45HV51-103E/MS, ISL95311WIU10Z uniquely combines 128-tap resolution, 0–13.2V terminal voltage, automatic IVR-to-WR recall, and I²C address flexibility-making it optimal for industrial and automotive designs requiring robust, self-initializing analog tuning.
Availability
ISL95311WIU10Z is available at Aetrix Electronics and suitable for LCD contrast control, power supply bias adjustment, and industrial sensor calibration requiring stable component supply and long-term obsolescence management.
Supply support for ISL95311WIU10Z includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global leader in microcontrollers, analog, power management, and SoC solutions, formed through the acquisition of Intersil in 2017.
The ISL95311WIU10Z belongs to Renesas' precision analog XDCP™ (eXternally Digitally Controlled Potentiometer) product line, designed specifically for replacing mechanical potentiometers in industrial, automotive, and consumer systems requiring programmable, nonvolatile resistance tuning.
FAQ
What is the maximum allowable voltage on the RH, RW, and RL pins of the ISL95311WIU10Z?
The ISL95311WIU10Z supports a terminal voltage range of 0V to +13.2V on RH, RW, and RL pins relative to GND. This rating applies when V+ is set between 8.0V and 13.2V and is independent of VCC. Exceeding +13.2V violates absolute maximum ratings and may cause permanent damage to the internal resistor array or switches.
How does the ISL95311WIU10Z handle power-up initialization, and what role does the IVR play?
On power-up, the ISL95311WIU10Z first resets the volatile Wiper Register (WR) to 20h (64 decimal), then loads the value stored in the nonvolatile Initial Value Register (IVR) into WR once VCC exceeds the power-on recall threshold (1.5–2.6V). The IVR is pre-programmed to 40h and can be rewritten via I²C to define the default wiper position after every power cycle.
Can the ISL95311WIU10Z operate with VCC and V+ supplied from different sources, and what sequencing is required?
Yes, VCC (2.7–5.5V) and V+ (8.0–13.2V) may come from independent supplies, but VCC must be applied before or simultaneously with V+. Applying V+ before VCC risks turning on multiple CMOS switches prematurely, causing undefined wiper states or excessive supply loading. During power-down, V+ should turn off before or with VCC to avoid undefined wiper behavior.
What is the function of the A0 and A1 pins on the ISL95311WIU10Z, and how do they affect I²C communication?
A0 and A1 are I²C slave address select pins that configure bits 1 and 0 of the 7-bit slave address (01010xx format). They allow up to four ISL95311WIU10Z devices to share the same I²C bus without address conflict. Pulling A0 and A1 to GND, VCC, or combinations sets unique addresses (e.g., 0x54, 0x55, 0x56, 0x57), enabling individual addressing in multi-device systems.
Does the ISL95311WIU10Z support both voltage divider and variable resistor configurations, and how is the mode selected?
Yes, the ISL95311WIU10Z supports both configurations without hardware modification. In voltage divider mode, RH and RL are connected to V+ and GND respectively, with RW as the output. In variable resistor (rheostat) mode, either RH or RL is left unconnected while RW and the other fixed terminal form the two-terminal element. Mode selection is purely external-no register programming is required.
ISL95311WIU10Z Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 1
- Number of Taps:
- 128
- Resistance (Ohms):
- 10k
- Interface:
- I2C
- Memory Type:
- Non-Volatile
- Voltage - Supply:
- 2.7V ~ 5.5V
- Features:
- Selectable Address
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- ±45ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 10-MSOP
- Operating Temperature:
- -40°C ~ 85°C
- Resistance - Wiper (Ohms) (Typ):
- 70
ISL95311WIU10Z FAQ
1.How can I place an order for ISL95311WIU10Z through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL95311WIU10Z on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL95311WIU10Z reliable?
The price and inventory of ISL95311WIU10Z are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL95311WIU10Z is usually 5 days.
3.What payment methods are accepted for ISL95311WIU10Z?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL95311WIU10Z transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL95311WIU10Z?
ISL95311WIU10Z orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL95311WIU10Z order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL95311WIU10Z?
For technical support, including ISL95311WIU10Z datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL95311WIU10Z requirements.
6.How does Aetrix verify that ISL95311WIU10Z is sourced from the original manufacturer or authorized distributors?
All ISL95311WIU10Z products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL95311WIU10Z meets industry standards.
7.What is the process for return or replacement of ISL95311WIU10Z?
All ISL95311WIU10Z units undergo pre-shipment inspection (PSI). If there is an issue with ISL95311WIU10Z, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL95311WIU10Z part is unused and in its original packaging.
Return procedure for ISL95311WIU10Z:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL95311WIU10Z Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

