Renesas ISL95710UIU10Z
- Part No.:
- ISL95710UIU10Z
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
ISL95710UIU10Z.pdf
- Description:
- IC DGTL POT 50KOHM 128TAP 10MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,124
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL95710UIU10Z from Intersil is a digitally controlled potentiometer (XDCP™) with 50kΩ end-to-end resistance, ±2.7V to ±5.5V terminal voltage range, 128 wiper tap positions, nonvolatile wiper position storage, and Up/Down interface - used for precision bias adjustment in analog signal chains and power supply feedback networks.
For engineers reviewing the ISL95710UIU10Z datasheet, ISL95710UIU10Z pinout, ISL95710UIU10Z application, or ISL95710UIU10Z equivalent, key selection criteria include its bipolar voltage capability, 50kΩ resistance tolerance (±20%), 70–200Ω wiper resistance, ±50ppm/°C tempco, and MSOP-10 package compatibility with industrial temperature operation (−40°C to +85°C).
Technical Context
The ISL95710UIU10Z implements a 127-element resistor array with a 7-bit up/down counter driving a wiper decoder; wiper position is stored in nonvolatile EEPROM and recalled at power-up. Its "make-before-break" switching ensures continuity during tap transitions.
It operates with dual supplies: VCC = +2.7V to +5.5V and V− = −2.7V to −5.5V, enabling true bipolar voltage divider or rheostat configurations. Control uses asynchronous CS/U/D/INC signals - no clock required - with negative-edge-triggered INC and chip-select–enabled nonvolatile store.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| End-to-end resistance | 50kΩ ±20% - sets gain/bias scaling range in amplifier feedback or voltage reference trimming |
| Wiper tap count | 128 positions - provides 7.8mV/LSB resolution in ±5.5V span, enabling fine-grained analog tuning |
| Terminal voltage range | ±2.7V to ±5.5V - supports bipolar op-amp circuits and rail-to-rail signal conditioning without level-shifting |
| Resistance tempco | ±50ppm/°C - ensures stable gain or offset over industrial temperature range (−40°C to +85°C) |
| Wiper resistance | 70–200Ω - minimizes loading error when used as variable resistor in high-impedance nodes |
| Nonvolatile endurance | 200,000 write cycles - supports field calibration and long-term parameter retention in embedded systems |
| Standby current | 1µA - enables low-power operation in battery-backed or always-on monitoring applications |
Pinout & Package
ISL95710UIU10Z is housed in a Pb-free 10-lead MSOP package (JEDEC MO-187BA, pkg drawing M10.118), measuring 3.0mm × 4.9mm × 1.0mm, with gull-wing leads and 0.5mm pitch - compatible with standard surface-mount reflow profiles.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 U/D | Direction control input | Determines wiper increment/decrement on each INC edge; logic level defines movement polarity |
| 2 V− | Negative analog supply | Bipolar bias rail for resistor array; must be stable before CS/INC activation to prevent corruption |
| 3 GND | Digital ground reference | Common return for logic inputs; isolated from analog V− but referenced to same system ground plane |
| 4 CS | Chip select / store trigger | Active-low enable; rising edge with INC=HIGH initiates nonvolatile wiper position store |
| 5 NC | No-connect terminal | Must remain unconnected - no internal connection or function; floating per design |
| 6 RH | High-side fixed terminal | Analog endpoint of resistor array; connects to positive reference or supply in voltage divider mode |
| 7 RW | Wiper output terminal | Movable node delivering tapped voltage/resistance; exhibits 70–200Ω series resistance |
| 8 RL | Low-side fixed terminal | Analog endpoint opposite RH; connects to V− or ground depending on configuration |
| 9 VCC | Positive logic supply | Powers digital control circuitry; must ramp before V− and meet 2.5V POR threshold |
| 10 INC | Increment clock input | Negative-edge-triggered; each valid edge moves wiper one position in U/D-defined direction |
Key Features
| Feature | Design Value |
|---|---|
| Nonvolatile wiper storage | Retains last-set position across power cycles - eliminates startup recalibration in closed-loop systems |
| Up/Down interface with CS enable | Asynchronous, pin-level control - avoids I²C/SPI bus contention and simplifies microcontroller GPIO usage | ±2.7V to ±5.5V terminal voltage support | Enables direct integration into bipolar op-amp stages, audio signal paths, and dual-supply ADC references |
| 127-resistor array with make-before-break switching | Prevents open-circuit transients during wiper movement - critical for stable feedback in power converters |
| 70–200Ω wiper resistance | Minimizes insertion error in high-Z sensor bias networks and reference dividers |
| ±50ppm/°C total resistance tempco | Ensures <±0.4% resistance drift over −40°C to +85°C - suitable for precision instrumentation front-ends |
Applications
| Amplifier Bias Adjustment | Power Supply Feedback Trimming |
|---|---|
|
Use Scenario: Setting precise DC bias points for rail-to-rail op-amps in medical sensor front-ends. IC Role / Device Role / Timing Role: Three-terminal potentiometer configuring gain and offset in transimpedance amplifier feedback loop. Use Value: Enables factory calibration and field recalibration without hardware change; 128-tap resolution achieves <0.8% gain accuracy over temperature. |
Use Scenario: Fine-tuning output voltage of isolated DC-DC converters in telecom power modules. IC Role / Device Role / Timing Role: Two-terminal rheostat in voltage divider network feeding TL431 shunt regulator reference input. Use Value: Replaces mechanical trimpot with 200k-cycle endurance; nonvolatile storage maintains setpoint after hot-swap events. |
| Laser Diode Current Control | Industrial Sensor Signal Conditioning |
|
Use Scenario: Adjusting threshold and slope in laser diode driver current-sense feedback path. IC Role / Device Role / Timing Role: Variable resistor setting compliance voltage for current mirror bias in analog laser driver ICs. Use Value: Bipolar ±5.5V rating allows direct connection to driver's negative rail; 50kΩ value matches typical sense resistor ratios. |
Use Scenario: Calibrating zero and span of 4–20mA transmitter output stage in process automation transmitters. IC Role / Device Role / Timing Role: Dual-potentiometer replacement - one ISL95710UIU10Z for zero trim, another for span trim in HART-enabled analog output. Use Value: 50-year data retention ensures calibration stability over product lifetime; MSOP-10 footprint fits space-constrained transmitter PCBs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ISL95310 | Same Up/Down interface, 10kΩ/50kΩ options, but only 64 taps and no V− pin - single-supply only (0V to VCC) | Not suitable for bipolar signal paths; limited resolution in precision biasing | Select ISL95310 only if system operates strictly on single-ended supplies and 64-step resolution suffices |
| AD5175BRMZ-50 | I²C interface, 256-tap resolution, 50kΩ, but requires external V− support via charge pump or dual supply - no native bipolar rails | Higher resolution but added complexity; lacks integrated V− handling and make-before-break assurance | Choose AD5175BRMZ-50 when I²C bus availability and finer granularity outweigh need for robust bipolar operation |
Compared with ISL95710UIU10Z, ISL95310 sacrifices bipolar operation and tap count for lower cost and smaller die size, while AD5175BRMZ-50 trades native dual-rail simplicity for higher resolution and serial programmability - neither offers the same combination of ±5.5V analog range, 128-tap precision, and nonvolatile store in MSOP-10.
Availability
ISL95710UIU10Z is available at Aetrix Electronics and suitable for industrial sensor calibration, telecom power supply trimming, and medical device bias adjustment requiring stable component supply across extended product lifecycles.
Supply support for ISL95710UIU10Z includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil Corporation (now part of Renesas Electronics) designs high-performance analog and mixed-signal ICs for power management, precision analog, and interface applications.
The ISL95710UIU10Z belongs to Intersil's XDCP™ family of nonvolatile digital potentiometers, engineered specifically for replacing mechanical trimpots in harsh-environment, long-lifecycle industrial and automotive systems where recalibration and physical wear are unacceptable.
FAQ
What is the maximum allowable voltage difference between RH and RL terminals for ISL95710UIU10Z?
The absolute maximum voltage difference |V(RH) − V(RL)| is 12V per the datasheet Absolute Maximum Ratings. This limit applies regardless of individual terminal voltages - for example, RH = +5.5V and RL = −5.5V yields 11V differential, which is within spec. Exceeding 12V risks permanent damage to the resistor array.
Does ISL95710UIU10Z support true bipolar operation, and how is it implemented?
Yes, ISL95710UIU10Z supports true bipolar operation via separate VCC (+2.7V to +5.5V) and V− (−2.7V to −5.5V) supply pins. The resistor array is centered between these rails, allowing RH and RL to be biased at opposing potentials - enabling use in AC-coupled amplifiers, dual-supply DAC references, and symmetric signal conditioning paths without external level shifters.
How does the nonvolatile store function work on ISL95710UIU10Z?
The ISL95710UIU10Z stores the current wiper position in EEPROM when CS transitions HIGH while INC is held HIGH. This "store" command takes 20ms to complete (tCPHS). Once stored, the value persists for 50 years at ≤+75°C and is automatically loaded to the wiper counter at next power-up, provided VCC and V− meet POR thresholds (≥2.5V and ≥−2.5V respectively).
Can ISL95710UIU10Z be used in rheostat mode, and what are the key constraints?
Yes, ISL95710UIU10Z can operate as a two-terminal variable resistor by connecting either RH or RL to RW and leaving the other fixed terminal unconnected. In this mode, resistance ranges from near-zero (wiper at connected terminal) to full 50kΩ (wiper at opposite end), with monotonicity guaranteed and DNL ≤ ±0.5 LSB - but wiper resistance (70–200Ω) adds directly to measured value.
What is the recommended power-up sequence to avoid unintended wiper movement or store on ISL95710UIU10Z?
Per the datasheet, bring CS and INC HIGH *before or concurrently* with VCC ramping, then apply V− *after* VCC has stabilized. This prevents spurious INC edges during power ramp and avoids accidental nonvolatile store. Failure to follow this sequence may cause undefined wiper position or corrupted EEPROM data - especially critical in systems with shared reset lines.
ISL95710UIU10Z Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 1
- Number of Taps:
- 128
- Resistance (Ohms):
- 50k
- Interface:
- Up/Down (U/D, INC, CS)
- Memory Type:
- Non-Volatile
- Voltage - Supply:
- ±2.7V ~ 5.5V
- Features:
- -
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- ±50ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 10-MSOP
- Operating Temperature:
- -40°C ~ 85°C
- Resistance - Wiper (Ohms) (Typ):
- 70
ISL95710UIU10Z FAQ
1.How can I place an order for ISL95710UIU10Z through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL95710UIU10Z on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL95710UIU10Z reliable?
The price and inventory of ISL95710UIU10Z are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL95710UIU10Z is usually 5 days.
3.What payment methods are accepted for ISL95710UIU10Z?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL95710UIU10Z transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL95710UIU10Z?
ISL95710UIU10Z orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL95710UIU10Z order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL95710UIU10Z?
For technical support, including ISL95710UIU10Z datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL95710UIU10Z requirements.
6.How does Aetrix verify that ISL95710UIU10Z is sourced from the original manufacturer or authorized distributors?
All ISL95710UIU10Z products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL95710UIU10Z meets industry standards.
7.What is the process for return or replacement of ISL95710UIU10Z?
All ISL95710UIU10Z units undergo pre-shipment inspection (PSI). If there is an issue with ISL95710UIU10Z, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL95710UIU10Z part is unused and in its original packaging.
Return procedure for ISL95710UIU10Z:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL95710UIU10Z Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

