My Inquiry
My Account
Renesas ISL95712IRZ
- Part No.:
- ISL95712IRZ
- Manufacturer:
- Renesas
- Category:
- Special Purpose Regulators
- Package:
- 52-VFQFN Exposed Pad
- Datasheet:
-
ISL95712IRZ.pdf
- Description:
- IC REG CTRLR MULTIPH 1OUT 52QFN
- Quantity:
- Payment:
- Shipping:
Inventory:3,875
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL95712IRZ from Renesas (formerly Intersil) is a dual-output multiphase PWM controller designed specifically for AMD Fusion™ desktop CPU/GPU core power delivery using SVI 2.0 interface. It supports 1–4-phase operation for the Core VR and 1–3-phase for the Northbridge VR, delivers 0.5% system voltage accuracy over temperature, operates with 280–450kHz programmable switching frequency, and integrates 12V gate drivers in a 52-lead 6×6 QFN package.
For engineers reviewing the ISL95712IRZ datasheet, ISL95712IRZ pinout, ISL95712IRZ application, or ISL95712IRZ equivalent, this page provides verified technical context, confirmed pin functions, real-world use cases in AMD desktop platforms, and validated alternative controllers for SVI 2.0-compliant CPU power designs.
Technical Context
The ISL95712IRZ implements two independent VR controllers sharing a single SVI 2.0 serial bus to communicate with AMD CPUs - one for Core (up to 4 phases) and one for Northbridge (up to 3 phases). It uses Robust Ripple Regulator R3™ technology to dynamically adjust switching frequency during load transients, improving both light-load efficiency and transient response.
Each VR supports DCR current sensing with NTC-based temperature compensation or precision resistor sensing, differential remote voltage sensing, programmable load line slope, VID-on-the-fly slew rate control, and adaptive body diode conduction time reduction. Protection includes OCP/WOC, OVP, thermal monitoring via dual NTC inputs, and PGOOD signaling per output.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| SVI 2.0 Compliance | Fully compliant with AMD SVI 2.0 serial interface; supports 100kHz–25MHz clock range and telemetry reporting. |
| Core VR Phase Config | Programmable 1-, 2-, 3-, or 4-phase operation; phase count selected via ISENx pin strapping. |
| Northbridge VR Phase Config | Programmable 1-, 2-, or 3-phase operation; phase count selected via ISENx_NB pin strapping. |
| Output Voltage Range | 0.5V–1.55V in 6.25mV steps; supports full AMD VID code mapping for dynamic voltage scaling. |
| System Accuracy | ±0.8% over –40°C to +100°C ambient (IRZ grade); enables tight regulation for high-performance CPU cores. |
| Switching Frequency | Programmable 300–450kHz; set via external PROG resistor; higher frequencies allow smaller magnetics. |
| Package | 52-lead 6×6 mm QFN with exposed thermal pad; RoHS-compliant, MSL3, rated for –40°C to +100°C ambient. |
Pinout & Package
ISL95712IRZ is housed in a 52-lead 6×6 mm QFN package with an exposed thermal pad on the underside. Pin functions are validated per FN8566 Rev 1.00 datasheet, including dual VR channel separation, SVI 2.0 interface pins (SVC, SVD, SVT), and dedicated gate drive outputs for up to four Core phases and three Northbridge phases.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| ISEN1–ISEN4 | Core VR channel current sense enable | Strapping ISENx to +5V disables corresponding phase; ISEN1 tied high shuts down entire Core VR. |
| ISEN1_NB–ISEN3_NB | Northbridge VR channel current sense enable | Strapping ISENx_NB to +5V disables corresponding NB phase; ISEN1_NB tied high shuts down NB VR. |
| UGATE1–UGATE2 / UGATE1_NB | High-side MOSFET gate driver outputs | Drive gates of high-side FETs per phase; each supports 2A source/sink with <1.5Ω pull-up/pull-down resistance. |
| LGATE1–LGATE2 / LGATE1_NB | Low-side MOSFET gate driver outputs | Drive gates of low-side FETs; LGATE sink current up to 4A enables fast turn-off for synchronous rectification. |
| SVC / SVD / SVT | SVI 2.0 serial interface signals | SVC = clock input; SVD = bidirectional data; SVT = telemetry/VID-on-the-fly completion signal to CPU. |
| PGOOD / PGOOD_NB | Open-drain power-good indicators | Asserted after soft-start and regulation validation; require external pull-up to VDD or 3.3V. |
| VSEN / VSEN_NB | Differential remote voltage sense inputs | Connect directly to CPU die +sense pins; RTN serves as common return for both VRs. |
| NTC / NTC_NB | Thermistor inputs for thermal monitoring | Feed into VR_HOT_L circuit; generate thermal overload signal (active-low open-drain) to CPU. |
Key Features
| Feature | Design Value |
|---|---|
| R3™ Modulator Architecture | Automatically adjusts switching frequency during load transients to reduce settling time and improve light-load efficiency without external compensation. |
| Dual Independent VR Control | Separate feedback loops, current sensing, and protection for Core and Northbridge outputs - eliminates need for two discrete controllers. |
| DCR Current Sensing with NTC Compensation | Enables lossless inductor-based current measurement with automatic temperature correction using single NTC thermistor per VR. |
| Programmable Load Line & Droop | Adjustable VR offset and droop via COMP/COMP_NB resistors; maintains stable voltage under dynamic CPU load changes. |
| PMBus/I²C Secondary Interface | I2CLK/I2DATA pins support SMBus/PMBus communication for telemetry readback and configuration outside SVI 2.0 bus. |
| Adaptive Body Diode Conduction Reduction | Minimizes reverse conduction losses in low-side FETs during dead time, increasing overall conversion efficiency at medium-to-heavy loads. |
Applications
| AMD Desktop CPU Core Power | AMD Desktop GPU/Northbridge Power |
|---|---|
|
Use Scenario: High-current, dynamically scaled voltage supply for AMD Fusion A-series APUs in mainstream desktop motherboards. IC Role / Device Role / Timing Role: Dual-output multiphase PWM controller managing Core and Northbridge rail sequencing, regulation, and telemetry via SVI 2.0. Use Value: Enables precise 0.5V–1.55V core voltage control with ±0.8% accuracy across –40°C to +100°C, supporting aggressive CPU boost states. |
Use Scenario: Dedicated power delivery for integrated GPU and memory controller subsystems in AMD Fusion platforms. IC Role / Device Role / Timing Role: Secondary VR controller sharing SVI 2.0 bus with Core VR; independently regulated 3-phase output with remote sensing. Use Value: Delivers stable Northbridge voltage with programmable load line and thermal monitoring, preventing throttling during graphics-intensive workloads. |
| Desktop Motherboard VRM Design | SVI 2.0-Compliant Power Subsystem |
|
Use Scenario: Compact, cost-optimized VRM implementation on ATX/mATX motherboards targeting OEM and DIY markets. IC Role / Device Role / Timing Role: Single-chip dual-VR solution replacing two discrete controllers; reduces BOM count, PCB area, and layout complexity. Use Value: 52-pin QFN footprint saves >30% board space vs. dual-controller approach while maintaining full AMD compliance and telemetry capability. |
Use Scenario: Reference design validation for AMD platform partners requiring SVI 2.0 interoperability and PMBus telemetry support. IC Role / Device Role / Timing Role: SVI 2.0 master controller with secondary I²C interface for debug, calibration, and field diagnostics. Use Value: Supports full AMD-defined power state transitions, VID-on-the-fly updates, and real-time current/voltage telemetry via SVT and I2DATA lines. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multiphase CPU VR controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ISL95713IRZ | Same pinout and SVI 2.0 interface; adds enhanced telemetry resolution and extended temperature range (–40°C to +105°C junction). | Preferred for new designs requiring higher telemetry fidelity or tighter thermal margins in compact chassis. | Select ISL95713IRZ when upgraded telemetry or extended reliability under sustained thermal stress is required. |
| RT8803AGQW | Single-output 4-phase controller; no native SVI 2.0 support; requires external level-shifting and protocol translation for AMD compatibility. | Used in non-AMD platforms or custom implementations where SVI 2.0 is not mandated. | Choose RT8803AGQW only if SVI 2.0 is not required and dual-VR integration is handled externally. |
Compared with ISL95712IRZ, ISL95713IRZ offers improved telemetry granularity and slightly broader thermal specs but identical pinout and firmware compatibility, whereas RT8803AGQW lacks native SVI 2.0 support and cannot replace ISL95712IRZ without significant system-level redesign.
Availability
ISL95712IRZ is available at Aetrix Electronics and suitable for AMD desktop motherboard development, high-performance computing power delivery, and SVI 2.0-compliant CPU VRM designs requiring stable component supply and long-term industrial availability.
Supply support for ISL95712IRZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics acquired Intersil in 2017 and continues to support its high-performance analog and power management portfolio. Renesas is a global semiconductor leader focused on embedded solutions, automotive ICs, and power delivery systems.
The ISL95712IRZ belongs to Renesas' AMD-specific VR controller product line, engineered to meet strict AMD Fusion platform timing, telemetry, and SVI 2.0 interface requirements for desktop CPU/GPU power delivery.
FAQ
What is the operating temperature range for the ISL95712IRZ?
The ISL95712IRZ is rated for –40°C to +100°C ambient temperature and –40°C to +125°C junction temperature. This extended industrial-grade range ensures reliable operation in thermally constrained desktop motherboard environments, including small-form-factor PCs and overclocked systems where localized heating occurs near the VRM section.
Does the ISL95712IRZ support both DCR and resistor-based current sensing?
Yes, the ISL95712IRZ supports both lossless inductor DCR current sensing with NTC-based temperature compensation and precision resistor current sensing. Each VR (Core and Northbridge) has dedicated ISUMP/ISUMN and ISUMP_NB/ISUMN_NB inputs, allowing flexible selection based on board layout, cost targets, and accuracy requirements without hardware redesign.
How does the R3™ modulator in the ISL95712IRZ improve transient response?
The R3™ modulator in the ISL95712IRZ dynamically adjusts switching frequency during load transients - increasing frequency for faster response during sudden current steps and reducing it at light loads to maintain high efficiency. This eliminates the trade-off between bandwidth and efficiency seen in fixed-frequency controllers, delivering sub-microsecond settling times while sustaining >90% efficiency at 20% load.
Can the ISL95712IRZ be used with non-AMD processors?
No - the ISL95712IRZ is specifically architected for AMD Fusion platforms and fully compliant with AMD SVI 2.0 protocol specifications. It relies on SVI 2.0 handshake, VID encoding, telemetry format, and power-state sequencing defined exclusively by AMD. Using it with Intel or other architectures would require protocol translation and is not supported.
What package type and RoHS status does the ISL95712IRZ have?
The ISL95712IRZ is supplied in a 52-lead 6×6 mm QFN package (L52.6x6A) with an exposed thermal pad, and is RoHS-compliant with Pb-free termination and annealed matte tin plating. It meets IPC/JEDEC J-STD-020 moisture sensitivity level 3 (MSL3) and supports standard lead-free reflow profiles per TB493.
ISL95712IRZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 52-VFQFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Obsolete
- Applications:
- Controller, AMD Fusion™ SVI 2.0 CPU GPU
- Voltage - Input:
- 4.75V ~ 5.25V
- Number of Outputs:
- 1
- Voltage - Output:
- Adj to 1.55V
- Operating Temperature:
- -40°C ~ 100°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 52-QFN (6x6)
ISL95712IRZ FAQ
1.How can I place an order for ISL95712IRZ through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL95712IRZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL95712IRZ reliable?
The price and inventory of ISL95712IRZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL95712IRZ is usually 5 days.
3.What payment methods are accepted for ISL95712IRZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL95712IRZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL95712IRZ?
ISL95712IRZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL95712IRZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL95712IRZ?
For technical support, including ISL95712IRZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL95712IRZ requirements.
6.How does Aetrix verify that ISL95712IRZ is sourced from the original manufacturer or authorized distributors?
All ISL95712IRZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL95712IRZ meets industry standards.
7.What is the process for return or replacement of ISL95712IRZ?
All ISL95712IRZ units undergo pre-shipment inspection (PSI). If there is an issue with ISL95712IRZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL95712IRZ part is unused and in its original packaging.
Return procedure for ISL95712IRZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL95712IRZ Tags
-
TPS51206DSQR
Texas Instruments
-
TPS51200DRCR
Texas Instruments
-
TPS51200DRCT
Texas Instruments
-
TPS62740DSSR
Texas Instruments
-
TPS51100DGQR
Texas Instruments
-
NCP51200MNTXG
onsemi
-
NCP51400MNTXG
onsemi
-
RT9026GSP
Richtek USA Inc.
-
LP2998MRX/NOPB
Texas Instruments
-
TPS51200QDRCRQ1
Texas Instruments
-
DPA423GN-TL
Power Integrations
-
LM10011SD/NOPB
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
