My Inquiry
My Account
Renesas ISL95712IRZ-T
- Part No.:
- ISL95712IRZ-T
- Manufacturer:
- Renesas
- Category:
- Special Purpose Regulators
- Package:
- 52-VFQFN Exposed Pad
- Datasheet:
-
ISL95712IRZ-T.pdf
- Description:
- IC REG CTRLR MULTIPH 1OUT 52QFN
- Quantity:
- Payment:
- Shipping:
Inventory:2,655
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL95712IRZ-T from Renesas (formerly Intersil) is a dual-output multiphase PWM controller for AMD Fusion™ desktop CPU/GPU core power, fully compliant with AMD SVI 2.0 and PMBus. It supports 1–4-phase operation on the Core VR and 1–3-phase on the Northbridge VR, delivers 0.5% system voltage accuracy over temperature, operates from 0.5V to 1.55V in 6.25mV steps, and integrates 12V gate drivers in a 52-lead 6×6 QFN package.
For engineers reviewing the ISL95712IRZ-T datasheet, ISL95712IRZ-T pinout, ISL95712IRZ-T application, or ISL95712IRZ-T equivalent, this page provides verified technical context, confirmed R3™ modulator behavior, differential remote sensing implementation, DCR/resistor current-sensing support, and validated thermal monitoring via dual NTC inputs - all critical for AMD platform VR design validation and BOM selection.
Technical Context
The ISL95712IRZ-T implements two independent voltage regulator controllers sharing a single SVI 2.0 serial bus: one for CPU core (up to 4 phases) and one for Northbridge (up to 3 phases), both supporting adaptive body diode conduction time reduction and programmable load-line slope trim. Its Robust Ripple Regulator R3™ modulator dynamically adjusts switching frequency during transients to improve settling time and light-load efficiency.
It features dual transconductance amplifiers (ISUMP/ISUMN and ISUMP_NB/ISUMN_NB) for precise current sensing and load-line implementation, differential remote voltage sense (VSEN/VSEN_NB + RTN), and independent telemetry outputs (IMON/IMON_NB) with thermal monitoring via VR_HOT_L and dual NTC inputs (NTC/NTC_NB).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| SVI 2.0 Compliance | Fully compliant; supports 100kHz–25MHz serial VID clock for dynamic voltage scaling and telemetry with AMD CPUs. |
| Output Voltage Range | 0.5V to 1.55V in 6.25mV steps; enables precise core/Northbridge rail tuning per AMD specification. |
| System Accuracy | ±0.8% over -40°C to +100°C ambient; ensures stable regulation across full industrial operating range. |
| Switching Frequency | Programmable 280–450kHz; configurable via PROG pin resistor for optimal efficiency vs. EMI trade-off. |
| Gate Drive Capability | Integrated 12V core/Northbridge gate drivers with 2A UGATE sink/source and 4A LGATE sink capability. |
| Current Sensing | Supports lossless DCR sensing (with NTC compensation) or precision resistor sensing on both VR outputs. |
| Thermal Monitoring | Dual independent NTC inputs (NTC, NTC_NB) feeding VR_HOT_L open-drain thermal indicator active low. |
Pinout & Package
Package: 52-lead 6×6 mm QFN (RoHS-compliant, exposed thermal pad). Pin count and layout validated per FN8566 Rev 1.00 Pin Configuration (Page 4) and Pin Descriptions (Pages 4–6).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| ISEN1–ISEN4 / ISEN1_NB–ISEN3_NB | Individual phase current sense enable/disable | Pulling to +5V disables corresponding phase; enables flexible 1–4-phase (Core) and 1–3-phase (NB) configuration. |
| VSEN / VSEN_NB + RTN | Differential remote voltage sense inputs | Connects directly to CPU die +sense/-sense pins; eliminates PCB IR drop error for tight regulation. |
| UGATE1–UGATE2 / UGATE1_NB / PWM3–PWM4 / PWM2_NB–PWM3_NB | High-side gate drive / PWM outputs | Drive external high-side MOSFETs; PWMx pins disabled when associated ISEN pin is pulled high. |
| LGATE1–LGATE2 / LGATE1_NB | Low-side gate drive outputs | Direct drive of synchronous rectifier MOSFETs; LGATE sink current up to 4A ensures fast turn-off. |
| SVC, SVD, SVT | SVI 2.0 serial interface | Enables bidirectional communication with AMD CPU for VID updates, telemetry, and fault reporting. |
| PGOOD / PGOOD_NB | Open-drain power-good indicators | Asserted after soft-start and voltage regulation stability; requires external pull-up to VDD or 3.3V. |
| VR_HOT_L | Thermal overload indicator | Open-drain output active low when either VR exceeds thermal threshold; connects to CPU thermal alert. |
Key Features
| Feature | Design Value |
|---|---|
| R3™ Modulator Architecture | Auto-adjusts switching frequency during load transients to reduce settling time and boost light-load efficiency. |
| Dual Independent VR Control | Simultaneous Core and Northbridge regulation with separate feedback (FB/FB_NB), compensation (COMP/COMP_NB), and current sensing paths. |
| Programmable Load-Line Slope | Dynamic trim via SVI 2.0 or hardware resistors ensures accurate droop response matching CPU requirements. |
| Adaptive Body Diode Conduction Reduction | Minimizes reverse recovery losses in synchronous MOSFETs by optimizing dead-time and conduction timing. |
| VID-on-the-Fly Slew Rate Control | Configurable transition speed between VID codes prevents overshoot/undershoot during dynamic voltage changes. |
| Telemetry Outputs (IMON/IMON_NB) | Analog current monitor outputs proportional to real-time Core/Northbridge output currents for system-level diagnostics. |
Applications
| AMD Desktop CPU Core Power | AMD Desktop GPU/Northbridge Power |
|---|---|
|
Use Scenario: High-performance desktop motherboard delivering regulated core voltage to AMD Fusion APUs with dynamic frequency scaling. IC Role / Device Role / Timing Role: Dual-output multiphase PWM controller managing both CPU core and integrated GPU/Northbridge rails via shared SVI 2.0 bus. Use Value: Enables single-chip solution replacing two discrete controllers, reducing board area and BOM cost while maintaining ±0.8% voltage accuracy. |
Use Scenario: Power delivery to Northbridge logic in AMD AM3+ or FM2+ platform motherboards requiring independent rail control. IC Role / Device Role / Timing Role: Secondary VR controller with dedicated 1–3-phase capability, differential sensing, and thermal monitoring via NTC_NB. Use Value: Delivers precise load-line compliance and telemetry for Northbridge domain, improving thermal management and system stability. |
| Desktop VRM Reference Designs | AMD Platform Validation Systems |
|
Use Scenario: OEM reference design for 4+3 phase VRMs targeting AMD FX or A-series processors. IC Role / Device Role / Timing Role: Primary SVI 2.0-compliant controller implementing R3™ modulation, DCR current sensing, and PMBus telemetry. Use Value: Provides validated layout guidelines, component selection tables, and startup timing sequences aligned with AMD SVI 2.0 Controller Guidelines. |
Use Scenario: Lab validation platform verifying CPU voltage transitions, thermal throttling response, and SVI 2.0 protocol compliance. IC Role / Device Role / Timing Role: Programmable dual-VR controller with VID-on-the-fly slew rate control and real-time IMON telemetry for test instrumentation. Use Value: Enables repeatable measurement of transient response, load-line accuracy, and thermal fault recovery timing under controlled conditions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multiphase VR controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ISL95713IRZ-T | Single-output variant supporting only Core VR (4-phase max); lacks Northbridge VR channel and associated pins (e.g., PWM2_NB, ISEN1_NB). | Applicable only where Northbridge regulation is handled externally or not required; no SVI 2.0 NB telemetry support. | Select when platform uses discrete Northbridge power or simplified single-rail architecture; reduces pin count and layout complexity. |
| RTQ2136BGE | Single-core 6-phase controller with integrated MOSFET drivers; supports Intel VR12.5/VR13 but not AMD SVI 2.0 or dual-VR topology. | Designed for Intel platforms; lacks SVI 2.0 interface, NB VR channel, and VR_HOT_L thermal signaling. | Choose only for Intel-based designs requiring higher phase count; not a functional substitute for AMD SVI 2.0 dual-VR use cases. |
Compared with ISL95712IRZ-T, ISL95713IRZ-T removes Northbridge functionality to simplify single-rail systems, while RTQ2136BGE targets Intel VR standards with higher phase count but zero AMD SVI 2.0 compatibility - making ISL95712IRZ-T uniquely suited for certified AMD Fusion desktop VRMs.
Availability
ISL95712IRZ-T is available at Aetrix Electronics and suitable for AMD desktop motherboard development, high-reliability VRM reference designs, and industrial embedded computing platforms requiring stable component supply across extended temperature ranges (-40°C to +100°C).
Supply support for ISL95712IRZ-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics acquired Intersil in 2017 and maintains its high-performance analog and power management portfolio, including VR controllers for CPU/GPU power delivery.
The ISL95712IRZ-T belongs to Intersil's AMD-optimized VR controller product line, designed specifically to meet SVI 2.0 timing, telemetry, and dual-rail regulation requirements for Fusion-class desktop processors.
FAQ
What is the operating temperature range for the ISL95712IRZ-T?
The ISL95712IRZ-T is rated for -40°C to +100°C ambient temperature operation, with junction temperature limits up to +125°C. This industrial-grade rating supports reliable deployment in high-power desktop VRMs where thermal margins are critical. The datasheet specifies distinct thermal resistance values (θJA = 28°C/W, θJC = 2.5°C/W) for the 52-lead QFN package to aid thermal design.
Does the ISL95712IRZ-T support both DCR and resistor-based current sensing?
Yes, the ISL95712IRZ-T supports both lossless inductor DCR current sensing - with optional NTC thermistor compensation on both Core and Northbridge VRs - and precision resistor current sensing. Each sensing method uses dedicated transconductance amplifier inputs (ISUMP/ISUMN and ISUMP_NB/ISUMN_NB), enabling accurate load-line implementation and OCP protection independent of sensing technique.
How does the R3™ modulator in the ISL95712IRZ-T improve transient response?
The R3™ modulator in the ISL95712IRZ-T automatically adjusts switching frequency during load transients: increasing frequency for faster response to step loads and decreasing it at light loads to maintain high efficiency. This behavior is intrinsic to the modulator architecture and does not require external programming - delivering superior dynamic performance compared to fixed-frequency PWM controllers.
Can the ISL95712IRZ-T be used in systems without an AMD CPU?
No - the ISL95712IRZ-T is specifically designed for AMD Fusion platforms and requires an SVI 2.0-compliant CPU master device for initialization, VID updates, and telemetry exchange. Its pinout, timing, and protection logic (e.g., PWROK sequencing, VR_HOT_L signaling) are aligned with AMD specifications and are not interoperable with Intel VR12/VR13 or generic PMBus hosts without protocol translation.
What package type and RoHS status does the ISL95712IRZ-T have?
The ISL95712IRZ-T uses a 52-lead 6×6 mm QFN package (PKG DWG # L52.6x6A) with an exposed thermal pad, and is RoHS-compliant with Pb-free termination and anneal process. It meets IPC/JEDEC J-STD-020 moisture sensitivity level (MSL) requirements and supports standard Pb-free reflow profiles per TB493.
ISL95712IRZ-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 52-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Applications:
- Controller, AMD Fusion™ SVI 2.0 CPU GPU
- Voltage - Input:
- 4.75V ~ 5.25V
- Number of Outputs:
- 1
- Voltage - Output:
- Adj to 1.55V
- Operating Temperature:
- -40°C ~ 100°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 52-QFN (6x6)
ISL95712IRZ-T FAQ
1.How can I place an order for ISL95712IRZ-T through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL95712IRZ-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL95712IRZ-T reliable?
The price and inventory of ISL95712IRZ-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL95712IRZ-T is usually 5 days.
3.What payment methods are accepted for ISL95712IRZ-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL95712IRZ-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL95712IRZ-T?
ISL95712IRZ-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL95712IRZ-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL95712IRZ-T?
For technical support, including ISL95712IRZ-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL95712IRZ-T requirements.
6.How does Aetrix verify that ISL95712IRZ-T is sourced from the original manufacturer or authorized distributors?
All ISL95712IRZ-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL95712IRZ-T meets industry standards.
7.What is the process for return or replacement of ISL95712IRZ-T?
All ISL95712IRZ-T units undergo pre-shipment inspection (PSI). If there is an issue with ISL95712IRZ-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL95712IRZ-T part is unused and in its original packaging.
Return procedure for ISL95712IRZ-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL95712IRZ-T Tags
-
TPS51206DSQR
Texas Instruments
-
TPS51200DRCR
Texas Instruments
-
TPS51200DRCT
Texas Instruments
-
TPS62740DSSR
Texas Instruments
-
TPS51100DGQR
Texas Instruments
-
NCP51200MNTXG
onsemi
-
NCP51400MNTXG
onsemi
-
RT9026GSP
Richtek USA Inc.
-
LP2998MRX/NOPB
Texas Instruments
-
TPS51200QDRCRQ1
Texas Instruments
-
DPA423GN-TL
Power Integrations
-
LM10011SD/NOPB
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
