My Inquiry
My Account
Renesas ISL95855BIRTZ
- Part No.:
- ISL95855BIRTZ
- Manufacturer:
- Renesas
- Category:
- Special Purpose Regulators
- Package:
- 48-WFQFN Exposed Pad
- Datasheet:
-
ISL95855BIRTZ.pdf
- Description:
- IC REG CTRLR IMVP8 3OUT 48TQFN
- Quantity:
- Payment:
- Shipping:
Inventory:2,580
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL95855BIRTZ from Renesas Electronics (formerly Intersil) is a 3+2+1-phase IMVP8™ voltage regulator controller for Intel desktop CPUs, supporting core (VR A), graphics (VR B), and non-SVID system agent (VR C) rails with 0.5% system accuracy over temperature, R3™ modulator architecture, and DCR/resistor current sensing. It drives DrMOS or discrete power stages in high-efficiency desktop VRMs.
For engineers reviewing the ISL95855BIRTZ datasheet, ISL95855BIRTZ pinout, ISL95855BIRTZ application, or ISL95855BIRTZ equivalent, key selection factors include IMVP8™ compliance, three independent VR outputs with phase configurability (3/2/1, 2/1, 1), PSYS input power monitoring, differential remote sensing, and support for both SVID (VR A/B) and fixed non-SVID (VR C) interfaces.
Technical Context
The ISL95855BIRTZ implements a Robust Ripple Regulator (R3™) modulator enabling variable switching frequency during load transients, diode emulation mode for light-load efficiency, and adaptive body diode conduction time reduction. It integrates PWM outputs for DrMOS control and supports dual current-sensing methods: lossless DCR sensing with single NTC thermistor compensation or precision resistor-based sensing.
All three VR outputs share a common serial bus for CPU communication, feature programmable IMAX, adjustable slew rate and switching frequency, OC protection, and a unified VR_READY signal. VR C is hardwired as a fixed 1-phase non-SVID rail for VccSA, while VR A and VR B are fully SVID-configurable with programmable addresses per output.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| IMVP8™ Compliance | Fully compliant timing, protocol, and protection requirements for Intel 4th–6th Gen desktop CPUs. |
| VR Outputs | Three independent controllers: VR A (3/2/1-phase), VR B (2/1-phase), VR C (1-phase fixed non-SVID VccSA). |
| System Accuracy | ±0.5% over full temperature range - ensures tight VOUT regulation under thermal stress. |
| Current Sensing | Supports either DCR sensing (with NTC compensation) or precision resistor sensing - enables layout flexibility and accuracy trade-off. |
| R3™ Modulator | Variable-frequency operation during transients + diode emulation at light load - improves dynamic response and efficiency simultaneously. |
| PSYS Monitoring | Integrated system input power monitor interface - enables real-time power budgeting and thermal management. |
| Remote Sensing | Differential remote voltage sense on all outputs - eliminates PCB trace IR drop errors for accurate load-point regulation. |
Pinout & Package
ISL95855BIRTZ is housed in a 48-pin QFN package (7mm × 7mm, 0.5mm pitch) with exposed thermal pad. Pin functions are defined per the official ISL95855B datasheet (FN8844), including dedicated PWMx, PHASEx, ISENSEx, VSENSEx+, VSENSEx−, SVIDx, VR_READY, PSYS, and configuration resistors for address, IMAX, and frequency.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PWM_A / PWM_B / PWM_C | Gate drive outputs | Three independent PWM signals driving high-side MOSFETs or DrMOS inputs per VR rail. |
| PHASE_A / PHASE_B / PHASE_C | Phase current return | Return path for phase current sensing; used with DCR or resistor sensing networks. |
| VSENSE_A+/−, etc. | Differential remote sense | High-impedance inputs measuring true load voltage - compensates for PCB IR drop. |
| SVID_A / SVID_B | SVID serial interface | Two independent SVID buses for VR A and VR B - supports Intel CPU command/response protocol. |
| VR_C_CTRL | Non-SVID VccSA control | Fixed-function pin set for 1-phase VccSA regulation - no SVID interface required. |
| PSYS | System input power monitor | Analog input accepting scaled system input power signal for real-time power tracking. |
Key Features
| Feature | Design Value |
|---|---|
| R3™ modulator architecture | Enables faster transient settling and variable-frequency operation - reduces output capacitance needs and improves light-load efficiency via diode emulation. |
| Programmable SVID addresses | Resistor-selectable addresses per VR A/B - allows coexistence of multiple controllers on same SVID bus without conflict. |
| Configurable phase count per VR | VR A supports 3/2/1-phase; VR B supports 2/1-phase - enables scalable power delivery matching CPU TDP tiers. |
| Dual current sensing options | DCR sensing (cost-effective, board-area efficient) or resistor sensing (higher accuracy, lower temp drift) - selectable per design priority. |
| Unified VR_READY signal | Single open-drain power-good indicator for all three VRs - simplifies motherboard sequencing logic and reduces component count. |
Applications
| Desktop CPU Core VRM | Desktop GPU Graphics VRM |
|---|---|
Use Scenario: Primary voltage regulation for Intel desktop CPU cores (IA domain) requiring fast transient response and tight regulation under dynamic workloads. IC Role / Device Role / Timing Role: IMVP8™-compliant 3/2/1-phase VR controller managing PWM, current sensing, and SVID communication for core rail. Use Value: ±0.5% system accuracy and R3™ modulation ensure stable core voltage during turbo boost and multi-threaded loads. | Use Scenario: Dedicated graphics rail regulation for integrated GPU (GT domain) in high-performance desktop platforms. IC Role / Device Role / Timing Role: Configurable 2/1-phase SVID VR controller (VR B) delivering precise, sequenced voltage to GT domain with remote sensing. Use Value: Independent phase configuration and programmable IMAX allow optimized power delivery matching GT TDP without overdesign. |
| Desktop System Agent VRM | IMVP8™ Platform Power Management |
Use Scenario: Fixed 1-phase non-SVID regulation of VccSA rail for Intel system agent logic in desktop chipsets. IC Role / Device Role / Timing Role: Dedicated VR C output providing stable, non-SVID-controlled VccSA voltage with differential remote sensing. Use Value: Eliminates need for separate VccSA controller - reduces BOM cost and PCB area while maintaining IMVP8™ compliance. | Use Scenario: Real-time platform-level power monitoring and thermal coordination across CPU, GPU, and SA domains. IC Role / Device Role / Timing Role: PSYS input interface and unified VR_READY signal enable coordinated power-state transitions and system-level power budgeting. Use Value: PSYS monitoring supports dynamic power capping and thermal throttling decisions - critical for sustained performance in compact chassis. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multi-rail IMVP8™ voltage regulator controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ISL95855IRTZ | Same die, identical functionality, but lacks VR_C non-SVID VccSA support - VR C is SVID-enabled. | Requires full SVID interface for all three rails; not suitable for platforms needing fixed non-SVID VccSA. | Select ISL95855IRTZ only if all three VRs must be SVID-managed and VccSA is controlled via CPU SVID commands. |
| RT8803AGQW | Monolithic 3+2+1-phase IMVP8™ controller with integrated drivers; no external DrMOS support needed. | Higher integration reduces external component count but limits flexibility in power stage selection and thermal layout. | Choose RT8803AGQW for space-constrained designs where driver integration outweighs discrete stage optimization needs. |
Compared with ISL95855BIRTZ, ISL95855IRTZ omits non-SVID VccSA capability - limiting desktop chipset compatibility - while RT8803AGQW trades external power stage flexibility for monolithic integration, affecting thermal design and upgrade path for future CPU generations.
Availability
ISL95855BIRTZ is available at Aetrix Electronics and suitable for IMVP8™ desktop CPU core, graphics, and system agent voltage regulation, platform-level power monitoring, and high-accuracy multi-phase VRM designs requiring stable component supply and long-term lifecycle support.
Supply support for ISL95855BIRTZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics acquired Intersil in 2017 and maintains its high-performance analog and power management portfolio. Intersil was known for robust power ICs targeting computing, industrial, and communications infrastructure.
The ISL95855BIRTZ belongs to Intersil's IMVP8™ multi-phase VR controller product line, designed specifically to meet Intel's stringent desktop CPU power delivery, sequencing, and telemetry requirements - emphasizing accuracy, transient response, and SVID/non-SVID hybrid interface support.
FAQ
What is the primary function of the ISL95855BIRTZ in an IMVP8™ desktop platform?
The ISL95855BIRTZ serves as a 3+2+1-phase voltage regulator controller managing core (VR A), graphics (VR B), and non-SVID system agent (VR C) rails. It implements IMVP8™ protocol compliance, R3™ modulation, and unified VR_READY signaling. The ISL95855BIRTZ enables precise, coordinated power delivery across CPU domains while supporting both SVID and fixed non-SVID interfaces - essential for desktop chipsets requiring VccSA independence from CPU SVID commands.
Does the ISL95855BIRTZ support both DCR and resistor-based current sensing?
Yes, the ISL95855BIRTZ supports two current sensing methods: lossless inductor DCR sensing with single NTC thermistor compensation, and precision resistor-based sensing. Designers select between them using external component configuration. DCR sensing reduces component count and board area, while resistor sensing delivers higher accuracy and lower temperature drift - both are validated in the ISL95855BIRTZ datasheet (FN8844) and supported across all three VR outputs.
How does the R3™ modulator in the ISL95855BIRTZ improve transient response compared to traditional voltage-mode controllers?
The R3™ modulator in the ISL95855BIRTZ uses ripple-based control to achieve faster transient settling time and variable switching frequency during load steps. Unlike fixed-frequency voltage-mode controllers, it dynamically adjusts frequency to maintain stability and minimize output voltage deviation. This behavior - confirmed in FN8844 Figure 1 load-line data - directly reduces required output capacitance and improves light-load efficiency via diode emulation mode, making the ISL95855BIRTZ especially effective for bursty desktop CPU workloads.
Can the ISL95855BIRTZ be used in laptop or mobile platforms?
No, the ISL95855BIRTZ is explicitly specified for IMVP8™ desktop CPUs only, as stated in its official Applications section. It lacks support for mobile-specific features such as VRHot, PROCHOT#, or IMVP9/10 protocols. Its VR C output is fixed for non-SVID VccSA - a desktop chipset requirement - and its phase configuration, PSYS interface, and thermal design targets desktop TDP ranges. Using the ISL95855BIRTZ in mobile platforms would violate IMVP8™ desktop-only compliance and risk incorrect power sequencing or telemetry.
What is the role of the PSYS pin on the ISL95855BIRTZ, and how is it implemented?
The PSYS pin on the ISL95855BIRTZ is an analog input that accepts a scaled representation of total system input power, enabling real-time power budgeting and thermal coordination. It connects to a dedicated power monitor IC (e.g., ISL68127 or compatible) that converts input voltage and current into a proportional voltage signal. This feature - documented in FN8844 - allows the ISL95855BIRTZ to participate in platform-level power capping and dynamic thermal management, distinguishing it from basic VR controllers without system-level telemetry capability.
ISL95855BIRTZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 48-WFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Active
- Applications:
- IMVP8™ Compliant Desktops
- Voltage - Input:
- 4.5V ~ 25V
- Number of Outputs:
- 3
- Voltage - Output:
- 0V ~ 1.52V
- Operating Temperature:
- -40°C ~ 100°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 48-TQFN (6x6)
ISL95855BIRTZ FAQ
1.How can I place an order for ISL95855BIRTZ through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL95855BIRTZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL95855BIRTZ reliable?
The price and inventory of ISL95855BIRTZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL95855BIRTZ is usually 5 days.
3.What payment methods are accepted for ISL95855BIRTZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL95855BIRTZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL95855BIRTZ?
ISL95855BIRTZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL95855BIRTZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL95855BIRTZ?
For technical support, including ISL95855BIRTZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL95855BIRTZ requirements.
6.How does Aetrix verify that ISL95855BIRTZ is sourced from the original manufacturer or authorized distributors?
All ISL95855BIRTZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL95855BIRTZ meets industry standards.
7.What is the process for return or replacement of ISL95855BIRTZ?
All ISL95855BIRTZ units undergo pre-shipment inspection (PSI). If there is an issue with ISL95855BIRTZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL95855BIRTZ part is unused and in its original packaging.
Return procedure for ISL95855BIRTZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL95855BIRTZ Tags
-
TPS51206DSQR
Texas Instruments
-
TPS51200DRCR
Texas Instruments
-
TPS51200DRCT
Texas Instruments
-
TPS62740DSSR
Texas Instruments
-
TPS51100DGQR
Texas Instruments
-
NCP51200MNTXG
onsemi
-
NCP51400MNTXG
onsemi
-
RT9026GSP
Richtek USA Inc.
-
LP2998MRX/NOPB
Texas Instruments
-
TPS51200QDRCRQ1
Texas Instruments
-
DPA423GN-TL
Power Integrations
-
LM10011SD/NOPB
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
