My Inquiry
My Account
Renesas ISL95855BIRTZ-T
- Part No.:
- ISL95855BIRTZ-T
- Manufacturer:
- Renesas
- Category:
- Special Purpose Regulators
- Package:
- 48-WFQFN Exposed Pad
- Datasheet:
-
ISL95855BIRTZ-T.pdf
- Description:
- IC REG CTRLR IMVP8 3OUT 48TQFN
- Quantity:
- Payment:
- Shipping:
Inventory:4,687
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL95855BIRTZ-T from Renesas (formerly Intersil) is a 3+2+1-phase IMVP8™ voltage regulator controller for Intel desktop CPUs, delivering precise regulation for core (VR A), graphics (VR B), and non-SVID system agent (VR C/VccSA) rails with 0.5% system accuracy over temperature, R3™ modulator architecture, and support for DCR/resistor current sensing.
For engineers reviewing the ISL95855BIRTZ-T datasheet, ISL95855BIRTZ-T pinout, ISL95855BIRTZ-T application, or ISL95855BIRTZ-T equivalent, key selection factors include IMVP8™ compliance, VR phase configurability (3/2/1 for VR A; 2/1 for VR B; fixed 1-phase for VR C), PSYS input power monitoring, SVID address programmability, and compatibility with DrMOS or discrete power stages using ISL95808 drivers.
Technical Context
The ISL95855BIRTZ-T implements a Robust Ripple Regulator (R3™) modulator enabling variable switching frequency during load transients, diode emulation mode for light-load efficiency, and adaptive body diode conduction time reduction. It integrates three independent VR controllers sharing one serial control bus for IA, GT, and GTUS SVID communication.
All outputs feature differential remote voltage sensing, programmable IMAX and slew rate, resistor-programmable switching frequency (up to 1.5 MHz), and OC protection. VR C operates as a fixed non-SVID rail dedicated to VccSA, decoupled from SVID protocol requirements while maintaining tight load-line regulation per Figure 1.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| IMVP8™ Compliance | Fully compliant with Intel IMVP8 specification for desktop CPU power delivery including IA, GT, GTUS SVID protocols and PSYS monitoring. |
| VR Output Configuration | VR A: 3-/2-/1-phase; VR B: 2-/1-phase; VR C: fixed 1-phase non-SVID VccSA rail - enables flexible multi-rail board design without separate controllers. |
| System Accuracy | ±0.5% over temperature - ensures stable core/graphic/SA voltage under thermal stress for reliable CPU operation. |
| Current Sensing | Supports lossless DCR sensing with single NTC thermistor compensation or precision resistor-based sensing - allows optimization of cost vs. accuracy. |
| R3™ Modulator Features | Variable-frequency transient response + diode emulation mode - reduces output voltage deviation during load steps and improves efficiency below 10% load. |
| Protection & Control | OC protection on all VRs, programmable VBOOT startup voltage, remote sense, and single VR_READY power-good signal - simplifies system power sequencing and fault handling. |
Pinout & Package
ISL95855BIRTZ-T is housed in a 48-pin QFN package (7mm × 7mm, 0.5mm pitch) with exposed thermal pad. Pin functions are defined per Intersil FN8844 Rev 0.00 datasheet.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN | Input supply rail | Accepts 5V–24V input for internal LDOs and gate driver bias; powers controller logic and high-side drivers. |
| VCC | Internal LDO output | 3.3V regulated supply for digital circuitry; requires external 10µF ceramic bypass capacitor. |
| SVID_DATA / SVID_CLK | SVID serial interface | Two-wire bus for bidirectional communication with CPU; supports IA, GT, GTUS channels via shared bus. |
| PSYS | System input power monitor | Analog input measuring total system input power; used for dynamic power limiting and thermal management. |
| VR_READY | Power-good indicator | Open-drain output asserting high when all three VR outputs meet regulation and sequencing requirements. |
| PHASE_Ax / PHASE_Bx / PHASE_C | PWM outputs | Three sets of complementary PWM signals (A0–A2, B0–B1, C0) driving external DrMOS or discrete FETs per VR phase. |
Key Features
| Feature | Design Value |
|---|---|
| Shared SVID bus for 3 VRs | Reduces PCB area and BOM count versus discrete controllers; eliminates need for multiple SVID interfaces. |
| Non-SVID VR C for VccSA | Eliminates SVID protocol overhead for system agent rail while maintaining tight regulation and load-line compliance. |
| Programmable address selection | Resistor-configurable SVID addresses allow coexistence of multiple ISL95855BIRTZ-T devices on same bus without conflict. |
| Differential remote sensing | Compensates for PCB IR drop across high-current paths, ensuring accurate voltage delivery at CPU pads. |
| Adaptive body diode conduction control | Minimizes reverse recovery losses in synchronous rectifiers during light-load discontinuous conduction mode. |
Applications
| Desktop CPU Core Power | Desktop GPU Power Delivery |
|---|---|
Use Scenario: Primary voltage regulation for Intel desktop CPU cores requiring fast transient response and tight voltage tolerance. IC Role / Device Role / Timing Role: VR A controller managing up to 3-phase buck conversion with R3™ modulation and SVID IA channel communication. Use Value: 0.5% system accuracy and variable-frequency R3™ response maintain Vcore within spec during rapid load changes (e.g., turbo boost). | Use Scenario: Dedicated graphics rail power for integrated GPU (GT) in IMVP8™-compliant desktop platforms. IC Role / Device Role / Timing Role: VR B controller configured for 2-phase operation, communicating via SVID GT channel and supporting PSYS monitoring. Use Value: Enables independent graphics rail control with coordinated power budgeting via PSYS feedback to CPU. |
| System Agent (VccSA) | Multi-Rail Desktop Motherboard |
Use Scenario: Stable, low-noise supply for CPU system agent logic, decoupled from SVID timing constraints. IC Role / Device Role / Timing Role: VR C provides fixed 1-phase non-SVID VccSA output with remote sensing and programmable droop. Use Value: Eliminates SVID handshake latency for SA rail while maintaining ±0.5% regulation and load-line slope matching. | Use Scenario: Single-chip solution for full IMVP8™ desktop CPU power architecture on space-constrained ATX/mATX motherboards. IC Role / Device Role / Timing Role: Integrates three VR controllers, shared SVID bus, PSYS input, and VR_READY into one 48-QFN package. Use Value: Reduces component count by ≥2 ICs versus dual-controller approaches, lowering layout complexity and thermal density. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multi-phase VR controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ISL95855IRTZ-T | Same die, identical electrical specs; differs only in tape-and-reel packaging (no -T suffix in part marking) and RoHS exemption status. | No functional difference; both support IMVP8™, same pinout, same firmware and register map. | Select ISL95855BIRTZ-T for full IMVP8™ compliance including GTUS SVID and PSYS; ISL95855IRTZ-T lacks GTUS and PSYS support per FN8843. |
| RT8802AGQW | Single-chip 3+2+1 VR controller with IMVP8™ support but uses different modulator architecture (non-R3™), no PSYS input, and fixed SVID addressing. | Lacks PSYS monitoring and programmable SVID addresses; requires external components for DCR thermistor compensation. | Choose ISL95855BIRTZ-T when PSYS integration, address flexibility, or R3™ transient performance are required. |
Compared with ISL95855IRTZ-T and RT8802AGQW, the ISL95855BIRTZ-T uniquely delivers GTUS SVID support, PSYS input capability, and R3™-based adaptive frequency control - critical for high-end desktop platforms requiring coordinated CPU/GPU/SA power management and fast transient immunity.
Availability
ISL95855BIRTZ-T is available at Aetrix Electronics and suitable for IMVP8™ desktop motherboard designs, CPU core voltage regulation systems, and multi-rail power delivery applications requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for ISL95855BIRTZ-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics acquired Intersil in 2017 and maintains its high-performance analog and power management portfolio for computing, industrial, and automotive markets.
The ISL95855BIRTZ-T belongs to Intersil's IMVP8™-optimized VR controller family, designed specifically for Intel desktop CPU power architectures requiring integrated multi-rail control, SVID compliance, and advanced transient response.
FAQ
What is the primary function of the ISL95855BIRTZ-T in an IMVP8™ desktop platform?
The ISL95855BIRTZ-T serves as a 3+2+1-phase voltage regulator controller managing core (VR A), graphics (VR B), and system agent (VR C) rails. It implements IMVP8™ protocols including IA, GT, and GTUS SVID channels, supports PSYS input power monitoring, and delivers 0.5% system accuracy. Its R3™ modulator enables fast transient response essential for modern Intel desktop CPUs.
Does the ISL95855BIRTZ-T support non-SVID operation for any rail, and if so, which one?
Yes, the ISL95855BIRTZ-T supports non-SVID operation exclusively for VR C, which is dedicated to the VccSA (system agent) rail. This allows simplified, low-latency regulation without SVID handshake overhead while maintaining tight load-line regulation and remote sensing. VR A and VR B remain fully SVID-compliant for IA and GT/GTUS channels respectively.
What current sensing methods does the ISL95855BIRTZ-T support, and how are they implemented?
The ISL95855BIRTZ-T supports both lossless DCR current sensing using inductor resistance with single NTC thermistor compensation and precision resistor-based current sensing. DCR sensing reduces component count and cost; resistor sensing offers higher accuracy where needed. Both methods feed into the R3™ modulator's current-loop control, enabling accurate load-line programming and OC protection across all three VR outputs.
How does the R3™ modulator in the ISL95855BIRTZ-T improve transient response compared to traditional voltage-mode controllers?
The R3™ modulator in the ISL95855BIRTZ-T achieves faster transient settling by varying switching frequency in real time during load steps and entering diode emulation mode at light loads. Unlike fixed-frequency controllers, it dynamically adjusts frequency to minimize output voltage deviation - demonstrated in load-step tests showing <10 µs recovery - and improves efficiency below 10% load through reduced switching losses.
Can the ISL95855BIRTZ-T be used in laptop or mobile platforms compliant with IMVP8™?
No, the ISL95855BIRTZ-T is specified exclusively for IMVP8™ desktop CPUs per its datasheet and application notes. It lacks mobile-specific features such as deep power-down modes, ULPM (ultra-low power mode), or IMVP8™ mobile SVID extensions. Its VR C non-SVID VccSA implementation, PSYS input, and phase configuration are optimized for desktop thermal and power delivery profiles, not mobile battery-constrained environments.
ISL95855BIRTZ-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 48-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Applications:
- IMVP8™ Compliant Desktops
- Voltage - Input:
- 4.5V ~ 25V
- Number of Outputs:
- 3
- Voltage - Output:
- 0V ~ 1.52V
- Operating Temperature:
- -40°C ~ 100°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 48-TQFN (6x6)
ISL95855BIRTZ-T FAQ
1.How can I place an order for ISL95855BIRTZ-T through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL95855BIRTZ-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL95855BIRTZ-T reliable?
The price and inventory of ISL95855BIRTZ-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL95855BIRTZ-T is usually 5 days.
3.What payment methods are accepted for ISL95855BIRTZ-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL95855BIRTZ-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL95855BIRTZ-T?
ISL95855BIRTZ-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL95855BIRTZ-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL95855BIRTZ-T?
For technical support, including ISL95855BIRTZ-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL95855BIRTZ-T requirements.
6.How does Aetrix verify that ISL95855BIRTZ-T is sourced from the original manufacturer or authorized distributors?
All ISL95855BIRTZ-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL95855BIRTZ-T meets industry standards.
7.What is the process for return or replacement of ISL95855BIRTZ-T?
All ISL95855BIRTZ-T units undergo pre-shipment inspection (PSI). If there is an issue with ISL95855BIRTZ-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL95855BIRTZ-T part is unused and in its original packaging.
Return procedure for ISL95855BIRTZ-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL95855BIRTZ-T Tags
-
TPS51206DSQR
Texas Instruments
-
TPS51200DRCR
Texas Instruments
-
TPS51200DRCT
Texas Instruments
-
TPS62740DSSR
Texas Instruments
-
TPS51100DGQR
Texas Instruments
-
NCP51200MNTXG
onsemi
-
NCP51400MNTXG
onsemi
-
RT9026GSP
Richtek USA Inc.
-
LP2998MRX/NOPB
Texas Instruments
-
TPS51200QDRCRQ1
Texas Instruments
-
DPA423GN-TL
Power Integrations
-
LM10011SD/NOPB
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
