Texas Instruments ISO6520DR
- Part No.:
- ISO6520DR
- Manufacturer:
- Texas Instruments
- Category:
- Digital Isolators
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
ISO6520DR.pdf
- Description:
- FUNCTIONAL ISOLATION DUAL-CHANNE
- Quantity:
- Payment:

- Shipping:

Inventory:1,783
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISO6520DR from Texas Instruments is a dual-channel CMOS functional isolator with bidirectional signal isolation across a robust SiO₂ barrier, 50 Mbps data rate, 11 ns typical propagation delay at 3.3 V, and 450 VRMS working voltage. It serves as a high-speed digital interface isolator in industrial power supplies and motor drives where galvanic separation between control and power domains is required.
For engineers reviewing the ISO6520DR datasheet, ISO6520DR pinout, ISO6520DR application, or ISO6520DR equivalent, this page delivers verified electrical specs, package-validated pin functions, real-world application context for UART/SPI/RS-485 isolation, and two confirmed alternative parts with documented functional and directional differences.
Technical Context
The ISO6520DR implements two unidirectional isolation channels-both configured input-to-output-using TI's double capacitive SiO₂ insulation barrier. It supports independent 1.71–1.89 V and 2.25–5.5 V supply rails on each side (VCCI/VCCO), enabling level translation between 1.8 V, 2.5 V, 3.3 V, and 5 V logic domains while maintaining ±150 kV/μs CMTI.
Its default output state is high upon input-side power loss, distinguishing it from the ISO6520F variant. The device meets functional isolation requirements per IEC 60664-1 (Material Group II) with >2.2 mm creepage in the 8-REU DFN package and operates across –40°C to 125°C ambient temperature.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Data Rate | 50 Mbps - supports high-speed serial interfaces including SPI clock lines and RS-485 control signaling without timing bottleneck. |
| Propagation Delay | 11 ns typical at 3.3 V - enables sub-20 ns round-trip latency for closed-loop motor control feedback paths. |
| CMTI | ±150 kV/μs typical - rejects fast transients common in switching power supplies and variable-frequency drives. |
| Working Voltage | 450 VRMS / 637 VDC - qualifies for reinforced functional isolation in 400 V AC grid-connected equipment. |
| Supply Range | VCCI: 1.71–1.89 V or 2.25–5.5 V; VCCO: same - allows mixed-voltage system integration (e.g., 1.8 V MCU ↔ 3.3 V sensor bus). |
| Default Output | High - ensures fail-safe logic-high state during VCCI brownout, critical for gate driver enable/disable sequencing. |
| Package | 8-REU DFN (3.0 mm × 2.0 mm) - compact footprint for space-constrained industrial PCBs with >2.2 mm creepage. |
Pinout & Package
ISO6520DR is supplied in an 8-pin leadless DFN package (8-REU), measuring 3.0 mm × 2.0 mm, with wettable flank terminals and >2.2 mm creepage distance. The package is RoHS-compliant and designed for reflow soldering per JEDEC J-STD-020.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC1 | Input-side power supply | Accepts 1.71–1.89 V or 2.25–5.5 V; powers input buffer and channel A/B inputs. |
| VCC2 | Output-side power supply | Independent rail for output buffers; enables level-shifting between isolated domains. |
| INA | Channel A input | CMOS/LVCMOS-compatible digital input referenced to GND1; threshold = 0.3×VCCI / 0.7×VCCI. |
| INB | Channel B input | Second independent input, identical electrical behavior to INA. |
| OUTA | Channel A output | CMOS output referenced to GND2; drives up to 4 mA sink/source at 5 V, 2 mA at 3.3 V. |
| OUTB | Channel B output | Second independent output; matches OUTA timing and drive strength. |
| GND1 | Input-side ground | Reference return for VCC1 and input signals; galvanically isolated from GND2. |
| GND2 | Output-side ground | Reference return for VCC2 and output signals; no electrical connection to GND1. |
Key Features
| Feature | Design Value |
|---|---|
| Dual unidirectional channels | Both channels transmit input→output only (ISO6520 family), supporting master-slave UART or SPI isolation without reverse-path contention. |
| Ultra-low propagation delay drift | 9.2 ps/°C at 3.3 V - maintains tight timing alignment across industrial temperature range (–40°C to 125°C). |
| Robust EMC performance | System-level ESD (±6 kV HBM), EFT, and surge immunity - reduces need for external protection components in harsh environments. |
| Low-power operation | 1.71 mA per channel typical at 1 Mbps / 3.3 V - extends battery life in isolated sensor nodes and low-power PLC modules. |
| Fail-safe default output | Outputs remain high during VCCI undervoltage (UVLO < 1.41 V) - prevents unintended gate turn-on in motor driver enable circuits. |
Applications
| Industrial Power Supply Control | Motor Drive Feedback Isolation |
|---|---|
Use Scenario: Isolating PWM enable signals and fault reporting between 3.3 V microcontroller and 400 V DC bus gate drivers in AC-DC SMPS. IC Role / Device Role / Timing Role: Functional isolator providing galvanic separation for safety-critical control signals with sub-20 ns timing fidelity. Use Value: Enables safe, high-bandwidth communication across isolation barrier without adding jitter or skew to critical timing paths. |
Use Scenario: Transmitting encoder quadrature signals and current-sense ADC status from motor phase-leg domain to isolated controller in servo drives. IC Role / Device Role / Timing Role: Dual-channel digital isolator preserving edge integrity of A/B/Z index pulses at up to 50 Mbps. Use Value: Maintains position accuracy by limiting pulse width distortion to ≤7 ns and channel skew to ≤6 ns. |
| Smart Electricity Meter Interface | Factory Automation I/O Module |
Use Scenario: Isolating RS-485 transceiver control lines (DE/RE) and data lines between metrology SoC and communication module in Class 0.5S meters. IC Role / Device Role / Timing Role: Bidirectional-capable functional isolator (via dual unidirectional channels) securing serial interface against mains-borne surges. Use Value: Withstands 2000 VRMS transient overvoltage for 60 s, meeting IEC 62053-21 surge immunity requirements. |
Use Scenario: Isolating digital I/O lines (start/stop, alarm, reset) between PLC CPU and field-side terminal blocks in hazardous-area-rated controllers. IC Role / Device Role / Timing Role: Compact DFN-packaged isolator delivering 450 VRMS working voltage in <6 mm² footprint. Use Value: Achieves >2.2 mm creepage in 3.0 mm × 2.0 mm package, satisfying IEC 61800-5-1 clearance requirements for Pollution Degree 2. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel functional isolation applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ISO6521DR | Two-channel isolator with one forward + one reverse direction; identical specs otherwise. | Suitable for bidirectional protocols like I²C or half-duplex RS-485 where channel reversal is needed. | Select ISO6521DR only when reverse-direction channel functionality is required; ISO6520DR is optimal for unidirectional UART/SPI. |
| ADUM120N0BRZ | Analog Devices part: 150 Mbps, 13 ns propagation delay, SOIC-8 package, 3.75 kV RMS rating. | Higher isolation rating and speed, but larger footprint and no 1.8 V support. | Choose ADUM120N0BRZ when 3.75 kV reinforced isolation or >50 Mbps is mandatory; ISO6520DR better fits space- and voltage-constrained designs. |
Compared with ISO6521DR and ADUM120N0BRZ, ISO6520DR offers the smallest footprint (3.0 mm × 2.0 mm), native 1.8 V operation, and optimized cost for unidirectional industrial interfaces-making it the preferred choice for compact, low-voltage, high-volume motor control and power supply applications.
Availability
ISO6520DR is available at Aetrix Electronics and suitable for industrial power supplies, motor drives, and smart metering systems requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for ISO6520DR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and isolation technologies, with decades of expertise in high-reliability industrial IC design.
The ISO652x family was engineered for cost-sensitive, space-constrained functional isolation in non-safety-critical industrial systems-prioritizing low power, high speed, and mixed-voltage interoperability over safety certification.
FAQ
What is the isolation barrier technology used in ISO6520DR?
The ISO6520DR uses Texas Instruments' proprietary double capacitive silicon dioxide (SiO₂) insulation barrier. This monolithic dielectric structure provides functional isolation with 450 VRMS working voltage and ±150 kV/μs common-mode transient immunity. The SiO₂ barrier is fabricated directly on silicon, ensuring long-term reliability and stability under thermal cycling and humidity stress-critical for industrial deployments exceeding 10-year service life. ISO6520DR does not use optocoupler or transformer-based isolation.
Does ISO6520DR support 1.8 V logic on both sides simultaneously?
Yes, ISO6520DR supports 1.8 V operation on both VCCI and VCCO rails simultaneously, with recommended supply range 1.71 V to 1.89 V per side. At 1.8 V, it delivers 11–15 ns propagation delay (depending on temperature), 1.5 mA typical supply current per channel at 1 Mbps, and full 50 Mbps data rate capability. This makes ISO6520DR suitable for ultra-low-power MCU interfaces and battery-backed isolated sensors where minimizing voltage overhead is essential.
How does the default output behavior of ISO6520DR improve system safety?
ISO6520DR defaults to high output state upon loss of VCCI supply voltage-a feature critical for fail-safe control in motor drives and power converters. When the input-side rail collapses below UVLO threshold (~1.41 V), outputs transition to high within 0.3 μs, preventing unintended gate driver disable or relay de-energization. This behavior eliminates need for external pull-up resistors or supervisory circuits in safety-critical enable paths, reducing BOM count and improving startup reliability. ISO6520F variant provides complementary low-default behavior.
Can ISO6520DR replace optocouplers in existing designs?
Yes, ISO6520DR is a direct functional replacement for dual-channel optocouplers such as PC817X or TLP281 in digital signal isolation applications-but with superior performance: 50 Mbps vs. ~1 Mbps, 11 ns vs. >3 μs propagation delay, and 50× lower supply current at 1 Mbps. Its 8-REU DFN footprint (3.0 mm × 2.0 mm) is smaller than standard SOIC-8 optocouplers, enabling PCB area reduction. No changes to logic polarity or external biasing are required, though layout must observe >2.2 mm creepage between primary and secondary side traces.
What EMC certifications does ISO6520DR meet out-of-the-box?
ISO6520DR is characterized for system-level EMC robustness per manufacturer testing: ±6 kV HBM ESD (ANSI/ESDA/JEDEC JS-001), ±1.5 kV CDM ESD (JESD22-C101), and demonstrated immunity to EFT and surge transients. While it carries no pre-certified system-level mark (e.g., IEC 61000-4-x), its ultra-low emissions (<10 dBμV/m at 30–1000 MHz) and high CMTI (±150 kV/μs) significantly ease compliance with EN 55032 Class B radiated emissions and EN 61000-4-4/5 in end equipment. TI provides layout guidelines and reference designs to achieve full certification.
ISO6520DR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Type:
- CAN, RS232, RS485, SPI
- Isolated Power:
- No
- Number of Channels:
- 2
- Inputs - Side 1/Side 2:
- 2/0
- Channel Type:
- Unidirectional
- Voltage - Isolation:
- 707Vrms
- Common Mode Transient Immunity (Min):
- 100kV/µs
- Data Rate:
- 50Mbps
- Propagation Delay tpLH / tpHL (Max):
- 18ns, 18ns
- Pulse Width Distortion (Max):
- 7ns
- Rise / Fall Time (Typ):
- 2.6ns, 2.6ns
- Voltage - Supply:
- 1.71V ~ 1.89V, 2.25V ~ 5.5V
- Grade:
- -
- Qualification:
- -
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
ISO6520DR FAQ
1.How can I place an order for ISO6520DR through Aetrix?
Please submit a Request for Quotation (RFQ) for ISO6520DR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISO6520DR reliable?
The price and inventory of ISO6520DR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISO6520DR is usually 5 days.
3.What payment methods are accepted for ISO6520DR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISO6520DR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISO6520DR?
ISO6520DR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISO6520DR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISO6520DR?
For technical support, including ISO6520DR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISO6520DR requirements.
6.How does Aetrix verify that ISO6520DR is sourced from the original manufacturer or authorized distributors?
All ISO6520DR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISO6520DR meets industry standards.
7.What is the process for return or replacement of ISO6520DR?
All ISO6520DR units undergo pre-shipment inspection (PSI). If there is an issue with ISO6520DR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISO6520DR part is unused and in its original packaging.
Return procedure for ISO6520DR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISO6520DR Tags
-
ISO1212DBQR
Texas Instruments

-
ISO6721BDR
Texas Instruments

-
SI8710AC-B-ISR
Skyworks Solutions Inc.

-
ISO7720FDR
Texas Instruments

-
ISO7721DR
Texas Instruments

-
ISO7721FDR
Texas Instruments

-
SI8710CC-B-ISR
Skyworks Solutions Inc.

-
ISO6741FQDWRQ1
Texas Instruments

-
ISO7721DWVR
Texas Instruments
-
ISO7762FDBQR
Texas Instruments

-
ISO7741DWR
Texas Instruments

-
ISO7741FDWR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
