STMicroelectronics ISO808A-1
- Part No.:
- ISO808A-1
- Manufacturer:
- STMicroelectronics
- Package:
- 36-PowerBSSOP (0.433", 11.00mm Width)
- Datasheet:
-
ISO808A-1.pdf
- Description:
- LINEAR IC'S
- Quantity:
- Payment:

- Shipping:

Inventory:3,664
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISO808A-1 from STMicroelectronics is a galvanically isolated octal high-side power solid-state relay with SPI interface, designed for driving high inductive loads in industrial control systems. It features 8 independent channels, VCC operating range of 9.2–36 V, RDS(on) = 0.125 Ω (TYP), per-channel current limit of 1 A (MIN), and integrated over-temperature protection with thermal independence per channel.
For engineers reviewing the ISO808A-1 datasheet, ISO808A-1 pinout, ISO808A-1 application, or ISO808A-1 equivalent, this device supports daisy-chained SPI configuration, provides open-drain FAULT/PGOOD diagnostics, delivers fast demagnetization (VDEMAG = VCC − 54 V), and meets IEC 61000-4-x immunity and UL1577/UL508 safety standards for PLC and NC machine deployments.
Technical Context
The ISO808A-1 implements dual isolated voltage domains: VCC/GNDCC (process stage, up to 36 V) and VDD/GNDDD (logic stage, 2.75–5.5 V), communicating via ST's proprietary isolation protocol. Each channel integrates independent junction over-temperature shutdown (TJSD = 150–200 °C) and restart (TJR = 160 °C), plus case-level thermal protection (TCSD = 125–135 °C).
Its SPI interface operates up to 20 MHz with strict timing compliance (tsu(SS) = 80 ns, ta(SDO) = 25 ns), supports daisy chaining, and includes watchdog timeout (tWD = 272–400 μs) to force outputs OFF during logic-stage failure. Fault reporting occurs via OR-wired active-low FAULT pin covering OVT, communication errors, and invalid frame length.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 9.2 V to 36 V - Enables direct use with 24 V industrial bus without external regulation. |
| RDS(on) | 0.125 Ω (TYP) at IOUT = 0.5 A, TJ = 25 °C - Minimizes conduction loss and self-heating under load. |
| IOUT Limit | 1 A (MIN) per channel - Guarantees safe short-circuit handling for solenoids and contactors. |
| VDEMAG | VCC − 54 V (TYP) - Accelerates energy dissipation in inductive loads during turn-off, reducing arcing risk. |
| Isolation Voltage | 1500 VPEAK (IEC 60747-17) - Provides reinforced insulation between logic and process domains for functional safety. |
| CMTI | ±25 V/ns - Maintains reliable operation in noisy industrial environments with fast transients on GND or supply lines. |
| PGOOD Threshold | VCC(PGON) = 16.6–18.7 V - Enables robust power sequencing and brown-out detection for 24 V systems. |
| Watchdog Timeout | tWD = 272–400 μs - Ensures fail-safe output disable within sub-millisecond if MCU freezes or SPI stalls. |
Pinout & Package
ISO808A-1 is packaged in PowerSO-36, a thermally enhanced surface-mount package with exposed VCC tab (pin 36) and GNDCC tab (pin 19) for low-impedance thermal and power grounding. The 36-pin layout separates logic-side (VDD, SPI, OUT_EN) and process-side (VCC, OUT1–OUT8, GNDCC) terminals to maintain creepage/clearance ≥2.6 mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC (Pin 36) | Process Stage Positive Supply | Internally connected to exposed metal tab; must be soldered to large copper pour for thermal management and current return. |
| GNDCC (Pin 19) | Process Stage Ground Reference | Tab connection point for output load return path; electrically isolated from GNDDD by >1500 VPEAK. |
| OUT1–OUT8 (Pins 18, 21, 23, 25, 27, 29, 31, 35) | High-Side Output Channels | Eight independent N-channel DMOS drivers; each switches load between VCC and external ground. |
| VDD (Pin 2) | Logic Stage Supply | Accepts 2.75–5.5 V; powers SPI interface and internal registers; tolerant of 3.3 V or 5 V MCU I/O. |
| SS, CLK, SDI, SDO (Pins 4, 5, 6, 13) | SPI Interface Signals | Full-duplex 8-bit interface supporting daisy chain; SDO tri-states when SS is high. |
| OUT_EN (Pin 3) | Global Output Enable | Asynchronous hardware reset: drives all outputs OFF within 150 ns; requires SPI reconfiguration to restore state. |
| FAULT / PGOOD (Pins 14 / 7) | Open-Drain Diagnostic Outputs | Active-low indicators: FAULT signals OVT or comms error; PGOOD asserts when VCC drops below 16.6 V. |
| GNDDD (Pin 15) | Logic Stage Ground | Isolated digital ground reference; must not be connected to GNDCC or system earth to preserve isolation barrier. |
Key Features
| Feature | Design Value |
|---|---|
| Galvanic Isolation | Reinforced barrier (1500 VPEAK) separating logic and power domains per IEC 60747-17 - eliminates ground loops and enables floating load control. |
| Per-Channel Thermal Protection | Independent junction shutdown (TJSD = 150–200 °C) and restart (TJR = 160 °C) - prevents thermal runaway without disabling healthy channels. |
| Fast Demagnetization | VDEMAG = VCC − 54 V (TYP) - reduces flyback voltage stress on MOSFETs and external snubbers during inductive turn-off. |
| Daisy-Chained SPI | Single SS line controls multiple ISO808A-1 devices; SDO propagates status to next IC - simplifies wiring and reduces MCU GPIO count. |
| Loss-of-Ground Detection | 500 μA fault current measured when GNDCC disconnects - enables early detection of broken ground connections in field wiring. |
| Power Good Monitoring | PGOOD pin asserts low if VCC falls below 16.6 V - allows system-level power sequencing and graceful shutdown before undervoltage lockout. |
Applications
| Programmable Logic Controllers (PLCs) | Industrial PC Peripheral I/O |
|---|---|
|
Use Scenario: Controlling 24 V DC solenoid valves and indicator lamps in modular PLC backplanes with distributed I/O modules. IC Role / Device Role / Timing Role: High-side switch driver with SPI-configurable channel states and real-time fault reporting via FAULT pin. Use Value: Eliminates need for discrete optocouplers and MOSFET drivers; reduces board space by 60% versus discrete solutions while enabling diagnostic traceability. |
Use Scenario: Adding isolated digital output capability to industrial PCs via PCIe or USB-to-SPI adapter cards for factory automation interfaces. IC Role / Device Role / Timing Role: Octal SPI-controlled relay replacing mechanical relays; supports <100 μs channel update latency via 20 MHz SPI. Use Value: Achieves >10 million operations lifetime vs. ~100k for electromechanical relays; enables predictive maintenance via junction temperature monitoring. |
| Numerical Control Machines | Inductive Load Drivers |
|
Use Scenario: Driving stepper motor enable lines, coolant pumps, and tool changers in CNC machines where EMI immunity and safety isolation are critical. IC Role / Device Role / Timing Role: Galvanically isolated high-side driver with ±25 V/ns CMTI and UL508 certification for Class 1 Div 2 environments. Use Value: Prevents noise coupling from motor drives into control logic; satisfies NFPA 79 and IEC 61800-5-1 functional safety requirements. |
Use Scenario: Switching 12–36 V inductive loads including contactors, relays, and DC motors in building management and energy systems. IC Role / Device Role / Timing Role: Solid-state replacement for mechanical relays with built-in VDEMAG clamping and fast turn-off (tf = 7–23 μs). Use Value: Reduces contact wear and electromagnetic interference; enables precise timing control for soft-start and PWM-based load modulation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar galvanically isolated high-side driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPL7407LA | Non-isolated 7-channel NPN sink driver; no VCC/VDD separation; max IOUT = 600 mA; no FAULT/PGOOD pins. | Requires external isolation (e.g., optocouplers) and separate power domains; unsuitable for safety-critical 24 V field-side control. | Select only for cost-sensitive, non-isolated low-voltage logic-level interfacing where galvanic separation is unnecessary. |
| ADUM3070 | Isolated DC-DC controller + iCoupler; no integrated power switches; requires external MOSFETs and gate drivers per channel. | Enables custom high-current designs but increases BOM count, layout complexity, and thermal design effort. | Choose when >1 A per channel or >36 V VCC operation is required; not a drop-in replacement for ISO808A-1's integrated functionality. |
Compared with TPL7407LA and ADUM3070, ISO808A-1 uniquely integrates eight isolated high-side switches, SPI control, diagnostics, and safety-certified insulation in a single PowerSO-36 package-reducing system-level component count by ≥12 parts and eliminating external isolation design effort.
Availability
ISO808A-1 is available at Aetrix Electronics and suitable for programmable logic controllers, industrial PC peripheral I/O, and numerical control machines requiring stable component supply, long-term lifecycle support, and certified functional safety compliance.
Supply support for ISO808A-1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, delivering innovative silicon solutions for automotive, industrial, and power applications with emphasis on reliability and safety certification.
The ISO808A-1 belongs to ST's ISO8xx family of galvanically isolated high-side drivers, engineered specifically for industrial automation systems demanding functional safety, high noise immunity, and simplified SPI-based digital I/O expansion.
FAQ
What is the maximum continuous output current per channel for ISO808A-1?
The ISO808A-1 guarantees a minimum short-circuit current limit of 1 A per channel (ILIM(MIN) = 1 A), with typical RDS(on) of 0.125 Ω enabling sustained 0.7–1.0 A operation depending on thermal conditions. Continuous current must be derated above 85 °C ambient per Rth j-amb = 16.9 °C/W (PowerSO-36) to maintain TJ < 150 °C.
How does the watchdog function interact with SPI communication?
The watchdog timer (tWD = 272–400 μs) resets on every valid SPI frame transfer (8-bit boundary) or internal refresh signal. If no update occurs within tWD, all outputs disable automatically-even if SS remains low. This ensures fail-safe behavior during MCU lockup or SPI bus contention without requiring software polling.
Can ISO808A-1 drive inductive loads without external flyback diodes?
Yes-the device incorporates fast demagnetization circuitry that clamps VOUT to VCC − 54 V (TYP) during turn-off, safely dissipating inductive energy internally. External diodes are optional but recommended for extreme energy levels (>2.11 J per channel) or to reduce junction temperature rise in high-duty-cycle applications.
What isolation certifications does ISO808A-1 meet?
ISO808A-1 complies with IEC 60747-17 (formerly VDE 0884-11) for reinforced galvanic isolation, achieves 1500 VPEAK isolation test voltage, and holds UL1577 and UL508 certifications. It also meets IEC 61000-4-2 (ESD), -4-4 (EFT), -4-5 (surge), and -4-8 (power frequency magnetic field) immunity standards.
ISO808A-1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 36-PowerBSSOP (0.433", 11.00mm Width)
- Series:
- -
- Packaging:
- Bulk
- Product Status:
- Active
- Switch Type:
- Relay, Solenoid Driver
- Number of Outputs:
- 8
- Ratio - Input:Output:
- 1:8
- Output Configuration:
- High Side
- Output Type:
- N-Channel
- Interface:
- On/Off, SPI
- Voltage - Load:
- 9.2V ~ 36V
- Voltage - Supply (Vcc/Vdd):
- 9.2V ~ 36V
- Current - Output (Max):
- 2.3A
- Rds On (Typ):
- 125mOhm
- Input Type:
- Non-Inverting
- Features:
- Auto Restart, Power Good, Status Flag
- Fault Protection:
- Current Limiting (Fixed), Over Load, Over Temperature, Over Voltage, Reverse Current, UVLO
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- PowerSO-36, Bottom Pad
ISO808A-1 FAQ
1.How can I place an order for ISO808A-1 through Aetrix?
Please submit a Request for Quotation (RFQ) for ISO808A-1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISO808A-1 reliable?
The price and inventory of ISO808A-1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISO808A-1 is usually 5 days.
3.What payment methods are accepted for ISO808A-1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISO808A-1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISO808A-1?
ISO808A-1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISO808A-1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISO808A-1?
For technical support, including ISO808A-1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISO808A-1 requirements.
6.How does Aetrix verify that ISO808A-1 is sourced from the original manufacturer or authorized distributors?
All ISO808A-1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISO808A-1 meets industry standards.
7.What is the process for return or replacement of ISO808A-1?
All ISO808A-1 units undergo pre-shipment inspection (PSI). If there is an issue with ISO808A-1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISO808A-1 part is unused and in its original packaging.
Return procedure for ISO808A-1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISO808A-1 Tags

-
TPS22919DCKR
Texas Instruments

-
MIC2091-1YM5-TR
Microchip Technology

-
MIC2090-1YM5-TR
Microchip Technology

-
TPS22995RZFR
Texas Instruments

-
TPS22975DSGR
Texas Instruments

-
SIP32510DT-T1-GE3
Vishay Siliconix

-
ULN2003D1013TR
STMicroelectronics

-
MIC2005A-1YM5-TR
Microchip Technology

-
MIC2005A-1YM6-TR
Microchip Technology

-
TPS22916BYFPR
Texas Instruments

-
TPS22917DBVR
Texas Instruments
-
ULN2003APWR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
