Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Power Distribution Switches, Load Drivers

STMicroelectronics ISO808AQTR-1

Name: ISO808AQTR-1
Brand: STMicroelectronics
SKU: ISO808AQTR-1
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: ISO808AQTR-1

Manufacturer:: STMicroelectronics

Category:: Power Distribution Switches, Load Drivers

Package:: 36-PowerBSSOP (0.433", 11.00mm Width)

Datasheet:: ISO808AQTR-1.pdf

Description:: LINEAR IC'S

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:750

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

ISO808AQTR-1 from STMicroelectronics is a galvanically isolated octal high-side power solid-state relay with SPI interface, designed for driving high-inductive loads in industrial control systems. It features 8 independent channels, VCC operating range of 9.2–36 V, R_DS(on) = 0.125 Ω (typ), per-channel current limit of 1 A (min), and integrated diagnostics including FAULT and PGOOD open-drain outputs.

For engineers reviewing the ISO808AQTR-1 datasheet, ISO808AQTR-1 pinout, ISO808AQTR-1 application, or ISO808AQTR-1 equivalent, this device supports daisy-chained SPI control, per-channel thermal shutdown (T_JSD = 150–200 °C), fast demagnetization (V_DEMAG = V_CC − 54 V), loss-of-ground/VCC protection, and IEC 61000-4-x compliance for harsh EMI environments.

Technical Context

The ISO808AQTR-1 implements dual isolated voltage domains: V_DD/G_NDDD (2.75–5.5 V logic side) and V_CC/G_NDDD (9.2–36 V process side), communicating via ST's proprietary galvanic isolation protocol. Its 8-bit Output Status Register accepts SPI commands at up to 20 MHz, enabling real-time channel ON/OFF control and fault reporting through SDO.

Each channel integrates independent over-temperature protection (T_JSD, T_JR, hysteresis = 15 °C), short-circuit current limiting (I_LIM(MIN) = 1 A), and fast turn-off with V_DEMAG = V_CC − 54 V to suppress inductive kickback. The chip also includes watchdog timeout (t_WD = 272–400 μs), OUT_EN global disable, and dual-level thermal protection (junction + case).

Key Specifications

Parameter	Value and Actual Design Meaning
VCC Range	9.2 V to 36 V - supports standard 24 V industrial bus with ±10% tolerance and UVLO hysteresis (0.15 V)
R_DS(on)	0.125 Ω (typ) at I_OUT = 0.5 A, T_J = 25 °C - enables low conduction loss and <1 W dissipation per channel at 1 A
I_LIM(MIN)	1 A - hard current limit prevents damage during short-circuit events on any single output
T_JSD	150–200 °C - junction shutdown threshold with 15 °C hysteresis ensures reliable thermal recovery without oscillation
CMTI	±25 V/ns - high common-mode transient immunity maintains signal integrity in noisy PLC/motor drive environments
Isolation Voltage	1500 V_PEAK (IEC 60747-17) - certified galvanic barrier between logic and power domains for functional safety
SPI Speed	20 MHz max - enables sub-100 ns command latency and deterministic update timing for time-critical I/O control
V_DEMAG	V_CC − 54 V (typ) - actively clamps inductive flyback below ground, eliminating need for external snubbers

Pinout & Package

ISO808AQTR-1 is packaged in TFQFPN32 (5 mm × 5 mm, 0.5 mm pitch), with exposed thermal pad connected to GND_CC. Pin functions are validated per DS14170 Rev 6 Figure 3 and Table 1.

Pin/Terminal	Circuit Role	Design Meaning
1–2, 18–19, 20	NC / GND_CC / TAB(GND_CC)	No-connect pins; exposed thermal pad must be soldered to GND_CC plane for thermal management and isolation integrity
3 (OUT_EN)	Global Output Enable	Active-low synchronous reset: forces all 8 outputs OFF within 150 ns; required before reconfiguring via SPI
4 (SS), 5 (CLK), 6 (SDI), 13 (SDO)	SPI Interface	Standard 4-wire SPI (CPOL=0, CPHA=0); supports daisy chaining; SDO reports fault status as 8-bit "all-1" frame
7 (PGOOD), 14 (FAULT)	Open-Drain Diagnostics	Active-low indicators: PGOOD asserts if V_CC < 14.5 V; FAULT asserts on OVT, communication error, or non-multiple-of-8 SPI frames
21–35 (OUT1–OUT8)	High-Side Power Outputs	Eight independent 1-A capable channels; each drives load between OUTx and GND_CC; no external freewheeling diode needed
15 (GND_DD), 2 (V_DD)	Logic Supply Domain	Isolated 2.75–5.5 V domain for SPI interface and register logic; tolerant of 3.3 V or 5 V MCU I/O
19 (TAB(V_CC)), 36 (V_CC)	Process Supply Domain	V_CC pin and exposed tab both connect internally to process-side supply; tab must be routed to V_CC net on PCB

Key Features

Feature	Design Value
Dual-domain galvanic isolation	Separate V_DD/G_NDDD and V_CC/G_NDDD supplies enable safe interfacing between 3.3 V microcontrollers and 24 V industrial loads
Per-channel thermal independence	Each output shuts down autonomously at T_JSD = 150–200 °C and recovers at T_JR = 160 °C - prevents single-point failure propagation
V_DEMAG-enhanced turn-off	V_DEMAG = V_CC − 54 V (typ) actively pulls output below ground during turn-off, suppressing >50 V inductive spikes without external components
Integrated watchdog & refresh	t_WD = 272–400 μs timeout disables outputs if SPI stalls; periodic refresh signals maintain operation during host MCU freeze
Loss-of-supply protection	Detects V_CC or V_DD undervoltage with hysteresis and triggers automatic shutdown - prevents erratic switching during brownout
IEC/UL-certified safety	Meets IEC 61000-4-2/4/5/8, UL1577, UL508, and IEC 60747-17 - qualified for use in safety-critical programmable logic controllers

Applications

Programmable Logic Controllers (PLCs)

Industrial PC I/O Modules

Use Scenario: Digital output module in modular PLC rack controlling solenoid valves, contactors, and indicator lamps.

IC Role / Device Role / Timing Role: Galvanically isolated high-side driver replacing mechanical relays; handles 24 V DC inductive loads with <80 μs turn-off delay.

Use Value: Eliminates relay wear-out, reduces board space by 70%, and enables predictive maintenance via FAULT/PGOOD diagnostics.

Use Scenario: Expansion I/O card for industrial PCs managing factory floor sensors and actuators.

IC Role / Device Role / Timing Role: SPI-controlled octal driver providing deterministic, noise-immune digital outputs synchronized to host CPU clock.

Use Value: Enables hot-plug detection and real-time fault logging via daisy-chained SDO reporting without additional GPIO overhead.

Numerical Control (NC) Machines

Motor Starter & Actuator Drivers

Use Scenario: Interlock and safety circuitry in CNC machine tool control panels.

IC Role / Device Role / Timing Role: High-reliability output stage driving emergency stop circuits and axis enable signals with certified isolation.

Use Value: Meets SIL-2 functional safety requirements via built-in watchdog, dual thermal protection, and loss-of-ground detection.

Use Scenario: Compact motor starter module for HVAC blowers and conveyor belt drives.

IC Role / Device Role / Timing Role: Solid-state replacement for electromechanical contactors; manages inductive kickback via V_DEMAG clamping.

Use Value: Reduces acoustic noise, extends service life beyond 10M cycles, and avoids contact welding failures under overload.

Equivalent & Alternatives

The following parts are listed as comparable options for similar galvanically isolated high-side driver applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
ISO808A-1TR	Same functionality and specs, but in PowerSO-36 package (larger footprint, lower R_th(j-case) = 0.8 °C/W vs. 1.0 °C/W)	Better thermal performance in high-power-density designs; requires larger PCB area and different layout constraints	Select when ambient temperature exceeds 85 °C or continuous 1 A/channel loading demands enhanced heatsinking
STISO808TR	Single-channel variant with identical isolation rating, V_DEMAG, and SPI interface; lacks multi-channel integration	Used where channel count is low (<4) and board space allows discrete placement; no daisy-chain capability	Select for prototyping, low-volume systems, or mixed-voltage I/O where channel independence outweighs integration benefits

Compared with ISO808AQTR-1, ISO808A-1TR offers superior thermal dissipation in space-tolerant designs, while STISO808TR trades integration for flexibility in low-channel-count applications - neither provides the same combination of 8-channel density, TFQFPN32 compactness, and certified 1500 V_PEAK isolation.

Availability

ISO808AQTR-1 is available at Aetrix Electronics and suitable for programmable logic controllers, industrial PC peripheral I/O, and numerical control machines requiring stable component supply, long-term lifecycle support, and certified galvanic isolation.

Supply support for ISO808AQTR-1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, delivering innovative solutions across automotive, industrial, and power management markets.

The ISO808A/Q series belongs to ST's industrial-grade isolated driver product line, engineered specifically for robust digital output stages in programmable controllers and factory automation equipment requiring functional safety and EMC resilience.

FAQ

What is the maximum continuous output current per channel for ISO808AQTR-1?

The ISO808AQTR-1 guarantees a minimum short-circuit current limit of 1 A per channel (I_LIM(MIN) = 1 A), with typical R_DS(on) = 0.125 Ω enabling continuous 1 A operation at T_J ≤ 125 °C. Derating is required above 85 °C ambient due to thermal resistance of 25 °C/W (TFQFPN32), and junction temperature must remain below 150 °C to avoid shutdown.

How does the V_DEMAG feature protect inductive loads during turn-off?

V_DEMAG = V_CC − 54 V (typ) actively pulls the output voltage below ground during turn-off, clamping inductive flyback energy and preventing voltage overshoot beyond −30 V. This eliminates reliance on external freewheeling diodes or RC snubbers, reducing BOM count and PCB area while ensuring consistent demagnetization across varying load inductances.

Can ISO808AQTR-1 be used in daisy-chained SPI configurations?

Yes - the ISO808AQTR-1 supports daisy chaining via its SPI interface: SDI of the first device connects to MCU MOSI, SDO of each device connects to SDI of the next, and all CLK/SS lines are shared. The SDO frame reflects fault status across the chain, and the internal shift register allows cascaded 8-bit status updates without additional address decoding logic.

What safety certifications apply to ISO808AQTR-1?

The ISO808AQTR-1 holds UL1577 and UL508 certification for reinforced insulation, complies with IEC 60747-17 (formerly VDE 0884-11) for comparative tracking index (CTI ≥ 600 V), and meets IEC 61000-4-2 (ESD), -4-4 (EFT), -4-5 (surge), and -4-8 (power frequency magnetic field) immunity standards - making it suitable for Class A industrial environments.

ISO808AQTR-1 Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Package/Case:: 36-PowerBSSOP (0.433", 11.00mm Width)

Series:: -

Packaging:: Tape & Reel (TR)

Product Status:: Active

Switch Type:: Relay, Solenoid Driver

Number of Outputs:: 8

Ratio - Input:Output:: 1:8

Output Configuration:: High Side

Output Type:: N-Channel

Interface:: On/Off, SPI

Voltage - Load:: 9.2V ~ 36V

Voltage - Supply (Vcc/Vdd):: 9.2V ~ 36V

Current - Output (Max):: 2.3A

Rds On (Typ):: 125mOhm

Input Type:: Non-Inverting

Features:: Auto Restart, Power Good, Status Flag

Fault Protection:: Current Limiting (Fixed), Over Load, Over Temperature, Over Voltage, Reverse Current, UVLO

Operating Temperature:: -40°C ~ 125°C (TJ)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: PowerSO-36, Bottom Pad

ISO808AQTR-1 FAQ

1.How can I place an order for ISO808AQTR-1 through Aetrix?

Please submit a Request for Quotation (RFQ) for ISO808AQTR-1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for ISO808AQTR-1 reliable?

The price and inventory of ISO808AQTR-1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISO808AQTR-1 is usually 5 days.

3.What payment methods are accepted for ISO808AQTR-1?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISO808AQTR-1 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for ISO808AQTR-1?

ISO808AQTR-1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your ISO808AQTR-1 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for ISO808AQTR-1?

For technical support, including ISO808AQTR-1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISO808AQTR-1 requirements.

6.How does Aetrix verify that ISO808AQTR-1 is sourced from the original manufacturer or authorized distributors?

All ISO808AQTR-1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISO808AQTR-1 meets industry standards.

7.What is the process for return or replacement of ISO808AQTR-1?

All ISO808AQTR-1 units undergo pre-shipment inspection (PSI). If there is an issue with ISO808AQTR-1, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The ISO808AQTR-1 part is unused and in its original packaging.

Return procedure for ISO808AQTR-1:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…