STMicroelectronics ISO808ATR
- Part No.:
- ISO808ATR
- Manufacturer:
- STMicroelectronics
- Package:
- 36-PowerBSSOP (0.433", 11.00mm Width)
- Datasheet:
-
ISO808ATR.pdf
- Description:
- LINEAR IC'S
- Quantity:
- Payment:

- Shipping:

Inventory:4,332
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISO808ATR from STMicroelectronics is a galvanically isolated octal high-side power solid-state relay with SPI interface, designed for driving inductive loads up to 1 A per channel (ISO808A-1 variant), featuring RDS(on) = 0.125 Ω (TYP), VCC operating range of 9.2–36 V, and integrated per-channel over-temperature protection. It serves as a process-stage driver in industrial PLC I/O modules where ground-referenced loads require robust fault diagnostics and fast demagnetization (VDEMAG = VCC − 54 V).
For engineers reviewing the ISO808ATR datasheet, ISO808ATR pinout, ISO808ATR application, or ISO808ATR equivalent, this device supports daisy-chained SPI control, provides open-drain FAULT/PGOOD diagnostics, delivers 1500 VPEAK input-to-output isolation (PowerSO-36), and meets IEC 61000-4-2/4/5/8, UL1577, and IEC 60747-17 safety standards - critical for evaluating reliability in 24 V industrial control systems.
Technical Context
The ISO808ATR integrates two galvanically isolated voltage domains: VCC/GNDCC (process stage, 9.2–36 V) and VDD/GNDDD (logic stage, 2.75–5.5 V), communicating via ST's proprietary isolation protocol. Its 8-channel architecture includes independent junction thermal shutdown (TJSD = 150–200 °C) and case over-temperature protection (TCSD = 125–135 °C), with each channel thermally independent.
It implements an 8-bit output status register updated via SPI (up to 20 MHz), supporting daisy chaining and watchdog timeout (tWD = 272–400 μs). Fault reporting occurs through OR-wired active-low FAULT (OVT, communication error) and PGOOD (VCC < 14.5–16.1 V), both open-drain with ≤0.4 V low-level voltage at 5 mA.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 9.2 V to 36 V - supports standard 24 V industrial bus with 1.5 V hysteresis UVLO for stable startup/shutdown. |
| RDS(on) | 0.125 Ω (TYP) at IOUT = 0.5 A, TJ = 25 °C - enables <125 mW conduction loss per channel at 0.7 A, reducing thermal stress. |
| Output Current Limit | 1 A (min) per channel for ISO808A-1 variant - ensures safe short-circuit handling without external current sensing. |
| Isolation Voltage | 1500 VPEAK (IEC 60747-17) - provides reinforced insulation for 250 VRMS working voltage in PowerSO-36 package. |
| Demag Voltage | VDEMAG = VCC − 54 V (TYP) - actively clamps inductive kickback below −18 V at 24 V supply, protecting MOSFETs and PCB traces. |
| SPI Speed | 20 MHz max clock frequency - allows full 8-bit status update in ≤400 ns, enabling real-time PLC cycle synchronization. |
| CMTI | ±25 V/ns - maintains signal integrity during fast transients in noisy factory environments (e.g., motor drives, solenoid switching). |
Pinout & Package
ISO808ATR is supplied in PowerSO-36 package (exposed VCC tab), optimized for high-power dissipation and industrial board layout. The package provides 2.6 mm creepage/clearance and CTI ≥400, meeting reinforced insulation requirements for 250 VRMS applications.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1 | N.C. | No internal connection - must be left floating or tied to GND per layout guidelines. |
| 2 | VDD | Logic-stage positive supply (2.75–5.5 V) - powers SPI interface and control logic; decoupling required near pin. |
| 3 | OUT_EN | Active-low global output enable - forces all 8 channels OFF within 150 ns; used for emergency stop or reset sequencing. |
| 4 | SS | Slave select - initiates SPI frame transfer; falling edge freezes fault register, rising edge applies new output states. |
| 5 | CLK | SPI clock input - sampled on rising edge for SDI, updates SDO on falling edge; requires CPHA=0, CPOL=0 MCU configuration. |
| 6 | SDI | Serial data input (MOSI) - shifts 8-bit channel ON/OFF status into internal register on CLK rising edges. |
| 7 | PGOOD | Open-drain active-low diagnostic - asserts when VCC drops below 14.5–16.1 V, enabling system-level brown-out detection. |
| 13 | SDO | Serial data output (MISO) - returns 8-bit fault status (all 0s = no fault, all 1s = at least one OVT/comm error) on CLK falling edges. |
| 14 | FAULT | Open-drain active-low common fault - signals per-channel OVT, case OVT, or SPI framing errors; shared across all 8 outputs. |
| 15 | GNDDD | Logic-stage ground - isolated reference for VDD, SPI pins, and digital logic; must not share net with GNDCC. |
| 19 | GNDCC | Process-stage power ground - return path for all 8 output channels; connected to exposed tab for thermal conduction. |
| 21–35 | OUT1–OUT8 | High-side power outputs - drive loads referenced to GNDCC; each supports 1 A continuous, 2.7 A peak before current limiting. |
| 36 | TAB(VCC) | Exposed VCC pad - internally bonded to VCC supply; must be soldered to large copper pour for thermal management (Rth j-case = 0.8 °C/W). |
Key Features
| Feature | Design Value |
|---|---|
| Galvanic isolation | Reinforced barrier (1500 VPEAK) between logic and power stages - eliminates ground loops and enables safe 24 V PLC backplane interfacing. |
| Daisy-chainable SPI | Supports cascaded topology using single SS line - reduces MCU GPIO count and simplifies expansion of I/O modules beyond 8 channels. |
| Per-channel thermal protection | Independent TJSD/TJR thresholds (150–200 °C / 160 °C) - prevents thermal runaway in one channel from disabling others, preserving partial system operation. |
| VCC clamping | Internal clamp at 47–57 V - suppresses load dump transients up to 45 V without external TVS, enhancing system robustness in automotive-adjacent industrial use. |
| Loss-of-ground detection | 500 μA leakage current measurement at VOUT = −24 V - identifies broken GNDCC connections before catastrophic failure, enabling predictive maintenance alerts. |
Applications
| Programmable Logic Controller (PLC) Output Modules | Industrial PC Peripheral I/O Cards |
|---|---|
|
Use Scenario: Driving 24 V DC solenoids, valves, and contactors in modular PLC racks with hot-swap capability. IC Role / Device Role / Timing Role: High-side switch with SPI-configurable channel states and sub-100 μs turn-off delay (tf = 7–23 μs) for precise timing-critical actuation. Use Value: Eliminates need for discrete optocouplers + MOSFETs, reduces BOM count by 8×, and enables real-time fault logging via FAULT/PGOOD pins. |
Use Scenario: Adding isolated digital outputs to IPC-based machine vision controllers managing conveyor belts and sorting gates. IC Role / Device Role / Timing Role: Process-stage driver with 150 ns OUT_EN pulse width - synchronizes with IPC OS scheduler for deterministic I/O response. Use Value: Provides certified 250 VRMS isolation without external isolation components, meeting EN 61000-6-2 immunity requirements out-of-box. |
| Numerical Control (NC) Machine Tool I/O | Inductive Load Driver for CNC Accessories |
|
Use Scenario: Controlling hydraulic pumps, coolant valves, and tool changers in CNC lathes subject to EMI from spindle inverters. IC Role / Device Role / Timing Role: Isolated high-side driver with ±25 V/ns CMTI - maintains SPI integrity amid 4 kV EFT bursts (IEC 61000-4-4). Use Value: Prevents spurious output toggling during EMI events, avoiding unintended machine motion or tool collision. |
Use Scenario: Driving 24 V DC brake coils and holding magnets in robotic end-effectors requiring fast demagnetization. IC Role / Device Role / Timing Role: Active demag circuit delivering VDEMAG = VCC − 54 V - collapses magnetic field in <1 μs to prevent residual torque. Use Value: Reduces brake release time by >60% vs. passive RC snubbers, improving robotic cycle time and repeatability. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar galvanically isolated high-side driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPL9201RTJR | Single-channel, 60 V max VCC, no SPI interface, analog enable only - lacks daisy chaining and per-channel diagnostics. | Best suited for simple on/off control of individual solenoids where channel count and diagnostics are secondary. | Select when system uses discrete MCU GPIOs per channel and does not require fault reporting or thermal independence. |
| MAX14914ATE+T | Octal, SPI interface, but only 36 V VCC max and no VDEMAG circuit - relies on external flyback diodes for inductive loads. | Targeted at general-purpose industrial I/O where inductive energy dissipation is handled externally. | Choose if board space permits external snubbers and system design tolerates higher component count and lower integration. |
Compared with TPL9201RTJR and MAX14914ATE+T, ISO808ATR uniquely combines octal integration, active demagnetization, per-channel thermal autonomy, and reinforced 1500 VPEAK isolation in a single PowerSO-36 package - making it optimal for space-constrained, safety-critical PLC and NC applications demanding zero external protection components.
Availability
ISO808ATR is available at Aetrix Electronics and suitable for programmable logic controller output modules, industrial PC peripheral I/O cards, numerical control machine tool I/O, and inductive load drivers requiring stable component supply, long-term lifecycle support, and certified safety compliance.
Supply support for ISO808ATR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, specializing in intelligent power, microcontrollers, and analog/mixed-signal ICs for industrial, automotive, and IoT markets.
The ISO808A series belongs to ST's industrial-grade isolated driver product line, engineered specifically for high-reliability, high-isolation-density digital output stages in programmable automation controllers and factory equipment.
FAQ
What is the maximum continuous output current per channel for ISO808ATR?
The ISO808ATR (as part of the ISO808A-1 family) supports a minimum continuous output current of 1 A per channel under specified thermal conditions (TA ≤ 85 °C, proper PCB copper pour). This is enforced by internal current limiting (ILIM(MIN) = 1 A) and independent per-channel thermal shutdown (TJSD ≥ 150 °C), ensuring safe operation without external current sense resistors.
How does the daisy-chain SPI configuration work with multiple ISO808ATR devices?
Daisy chaining uses a single SS line shared across all devices; the MCU sends 8 bits per device in sequence. On SS falling edge, the first device captures its 8-bit SDI frame and forwards remaining bits via SDO to the next device. After all bits are shifted, rising SS applies the final 8-bit state to each device's outputs - enabling synchronized control of up to 64 channels with one SPI port and three wires (SS, CLK, SDI/SDO).
Can ISO808ATR drive AC loads directly?
No - ISO808ATR is a unidirectional high-side DC switch with GNDCC-referenced outputs. It cannot commutate AC waveforms or block reverse voltage. For AC loads, it must drive an external AC-rated solid-state relay or TRIAC driver stage; its role is strictly DC process-side switching with galvanic isolation for control logic.
What happens during a loss-of-GNDCC event, and how is it detected?
When GNDCC disconnects, ISO808ATR measures reverse current from OUTx pins to VCC and detects leakage ≥500 μA at VOUT = −24 V. This triggers the FAULT pin and disables affected channels while maintaining isolation integrity. The condition is reported via FAULT assertion (active-low) and persists until GNDCC is restored and OUT_EN is cycled - preventing latch-up or destructive shoot-through.
ISO808ATR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 36-PowerBSSOP (0.433", 11.00mm Width)
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Switch Type:
- Relay, Solenoid Driver
- Number of Outputs:
- 8
- Ratio - Input:Output:
- 1:8
- Output Configuration:
- High Side
- Output Type:
- N-Channel
- Interface:
- On/Off, SPI
- Voltage - Load:
- 9.2V ~ 36V
- Voltage - Supply (Vcc/Vdd):
- 9.2V ~ 36V
- Current - Output (Max):
- 2.3A
- Rds On (Typ):
- 125mOhm
- Input Type:
- Non-Inverting
- Features:
- Auto Restart, Power Good, Status Flag
- Fault Protection:
- Current Limiting (Fixed), Over Load, Over Temperature, Over Voltage, Reverse Current, UVLO
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- PowerSO-36, Bottom Pad
ISO808ATR FAQ
1.How can I place an order for ISO808ATR through Aetrix?
Please submit a Request for Quotation (RFQ) for ISO808ATR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISO808ATR reliable?
The price and inventory of ISO808ATR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISO808ATR is usually 5 days.
3.What payment methods are accepted for ISO808ATR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISO808ATR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISO808ATR?
ISO808ATR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISO808ATR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISO808ATR?
For technical support, including ISO808ATR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISO808ATR requirements.
6.How does Aetrix verify that ISO808ATR is sourced from the original manufacturer or authorized distributors?
All ISO808ATR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISO808ATR meets industry standards.
7.What is the process for return or replacement of ISO808ATR?
All ISO808ATR units undergo pre-shipment inspection (PSI). If there is an issue with ISO808ATR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISO808ATR part is unused and in its original packaging.
Return procedure for ISO808ATR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISO808ATR Tags

-
TPS22919DCKR
Texas Instruments

-
MIC2091-1YM5-TR
Microchip Technology

-
MIC2090-1YM5-TR
Microchip Technology

-
TPS22995RZFR
Texas Instruments

-
TPS22975DSGR
Texas Instruments

-
SIP32510DT-T1-GE3
Vishay Siliconix

-
ULN2003D1013TR
STMicroelectronics

-
MIC2005A-1YM5-TR
Microchip Technology

-
MIC2005A-1YM6-TR
Microchip Technology

-
TPS22916BYFPR
Texas Instruments

-
TPS22917DBVR
Texas Instruments
-
ULN2003APWR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
