STMicroelectronics ISO808TR
- Part No.:
- ISO808TR
- Manufacturer:
- STMicroelectronics
- Package:
- 36-PowerBSSOP (0.433", 11.00mm Width)
- Datasheet:
-
ISO808TR.pdf
- Description:
- GALVANIC ISOLATED OCTAL HIGH-SID
- Quantity:
- Payment:

- Shipping:

Inventory:497
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISO808TR from STMicroelectronics is a galvanically isolated octal high-side power solid-state relay designed for driving high inductive loads in industrial control systems. It features dual isolated voltage domains (VCC = 9.2–36 V, VDD = 2.75–5.5 V), per-channel RDS(on) = 0.125 Ω (TYP), fast demagnetization (VDEMAG = VCC − 54 V), and integrated short-circuit/over-temperature protection with thermal independence per channel.
For engineers reviewing the ISO808TR datasheet, ISO808TR pinout, ISO808TR application, or ISO808TR equivalent, this device supports precise timing-critical PLC I/O, synchronized multi-device output control via SYNC/LOAD, fault diagnostics via open-drain FAULT, and safe operation under IEC 61000-4-x immunity and UL1577/UL508 certification requirements.
Technical Context
The ISO808TR implements a two-chip architecture with galvanic isolation between logic (VDD/GNDDD) and process (VCC/GNDCC) domains, enabling independent supply and fault containment. Its synchronous control mode (SCM) uses separate LOAD and SYNC signals to minimize output jitter (≤6 μs) and enable simultaneous switching across multiple devices.
Protection is implemented at three levels: per-channel junction over-temperature shutdown (TJSD = 150–200 °C), case over-temperature (TCSD = 125–135 °C), and active current limiting (ILIM = 0.7 A for ISO808/ISO808Q, 1 A for ISO808-1/ISO808Q-1). Fault reporting combines OR-wired OVT and internal communication error detection on a single open-drain FAULT pin.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 9.2 V to 36 V - Enables direct connection to industrial 24 V DC rails with 0.15 V UVLO hysteresis for stable startup. |
| RDS(on) | 0.125 Ω (TYP) at 0.5 A, 25 °C - Delivers ≤31 mW conduction loss per channel at rated load, reducing thermal stress. |
| VDEMAG | VCC − 54 V (TYP) - Ensures rapid energy dissipation during turn-off of highly inductive loads (e.g., solenoids, contactors). |
| ILIM (Min) | 0.7 A - Hard current limit prevents destructive latch-up during short-circuit events on ISO808/ISO808Q variants. |
| CMTI | ±25 V/ns - Maintains signal integrity under fast common-mode transients typical in motor drive and PLC backplane environments. |
| Isolation Voltage | 1500 VPEAK (IEC 60747-17) - Provides reinforced insulation barrier compliant with functional safety requirements for industrial equipment. |
| tjitter(SCM) | 6 μs - Enables deterministic, low-skew output timing across all 8 channels when synchronized via external clock. |
Pinout & Package
ISO808TR is available in PowerSO-36 package with exposed VCC-connected tab for enhanced thermal performance (Rth j-case = 0.8 °C/W). Pin functions are validated per DS14169 Rev 6, Figure 2 and Table 1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD (Pin 2) | Control Logic Stage Supply | Provides 2.75–5.5 V power to digital interface; TTL/CMOS compatible with 3.3 V or 5 V MCUs. |
| OUT_EN (Pin 3) | Global Output Enable | Active-low hardware reset: disables all 8 outputs within 150 ns, supporting safety interlocks and operator-initiated shutdown. |
| SYNC (Pin 4) | Synchronization Input | Active-low trigger that copies input buffer to transmission buffer; enables jitter-controlled SCM operation across multiple ICs. |
| LOAD (Pin 5) | Data Latch Input | Active-low strobe that captures IN1–IN8 states into input register; used with SYNC for glitch-free parallel updates. |
| IN1–IN8 (Pins 6–13) | Digital Control Inputs | Directly drive corresponding outputs in DCM; store data in SCM - compatible with MCU GPIOs without level-shifting. |
| FAULT (Pin 14) | Common Fault Indicator | Open-drain, active-low output signaling per-channel OVT, case over-temperature, or internal communication failure. |
| GNDDD (Pin 15) | Logic Ground Reference | Isolated return path for VDD; must be separated from GNDCC to maintain galvanic barrier integrity. |
| GNDCC (Pin 19) | Process Ground Reference | Power ground for high-side outputs; connected to exposed tab (Pin 36) - requires low-inductance PCB layout for EMI control. |
| OUT1–OUT8 (Pins 35–21) | High-Side Power Outputs | Eight independent 0.7 A (ISO808) or 1 A (ISO808-1) switched outputs referenced to GNDCC; each with dedicated thermal shutdown. |
| VCC (Pin 36 / TAB) | Process Stage Supply | Positive rail for power outputs; exposed tab internally tied to VCC - must be soldered to large copper pour for thermal management. |
Key Features
| Feature | Design Value |
|---|---|
| Galvanic Isolation Architecture | Dual-chip design with physically separated logic and process stages ensures fault containment and meets IEC 61000-4-5 surge immunity up to 4.2 kVPEAK. |
| Synchronous Control Mode (SCM) | Reduces inter-channel jitter to ≤6 μs and enables deterministic multi-device synchronization via shared SYNC signal - critical for coordinated motion control. |
| Per-Channel Thermal Independence | Each output has dedicated junction temperature sensing (TJSD/TJR) - allows non-faulty channels to remain operational during localized overload or overheating. |
| Loss-of-Ground & UVLO Protection | Detects disconnection of GNDDD or GNDCC, plus hysteresis-based VCC/VDD undervoltage lockout - prevents erratic switching during brownout conditions. |
| Integrated Watchdog Timer | 320 μs timeout (tWD) forces all outputs OFF if logic-stage refresh signal fails - eliminates need for external safety monitor in SIL-2 designs. |
Applications
| Programmable Logic Controller (PLC) Digital Output Modules | Industrial PC Peripheral I/O Cards |
|---|---|
|
Use Scenario: Driving 24 V DC solenoid valves and indicator lamps in modular PLC racks with hot-swap capability. IC Role / Device Role / Timing Role: Galvanically isolated high-side switch providing 8 independent, current-limited outputs with synchronized turn-on/turn-off via SCM. Use Value: Eliminates external optocouplers and discrete protection circuitry while meeting IEC 61000-4-4/5 immunity requirements for factory-floor deployment. |
Use Scenario: Adding isolated digital I/O expansion to IPCs in machine vision or test equipment requiring noise-immune sensor actuation. IC Role / Device Role / Timing Role: Octal high-side driver with 3.3 V/5 V logic compatibility and open-drain FAULT reporting for system-level health monitoring. Use Value: Reduces board space by 60% vs. discrete MOSFET + opto + protection solutions while enabling real-time fault logging via FAULT pin. |
| Numerical Control (NC) Machine Tool I/O | Inductive Load Drivers for Factory Automation |
|
Use Scenario: Controlling hydraulic valves, coolant pumps, and tool changers in CNC machines subject to high EMI and voltage transients. IC Role / Device Role / Timing Role: High-CMTI (±25 V/ns) isolated driver with fast demagnetization (VDEMAG = VCC − 54 V) for reliable inductive load commutation. Use Value: Prevents contactor chatter and coil arcing during rapid sequencing, extending actuator lifetime and reducing maintenance downtime. |
Use Scenario: Replacing electromechanical relays in packaging lines, conveyor controls, and robotic end-effectors. IC Role / Device Role / Timing Role: Solid-state relay alternative with 0.125 Ω RDS(on), per-channel thermal shutdown, and UL1577/UL508 certification for safety-critical zones. Use Value: Achieves >100 million switching cycles vs. <1 million for mechanical relays, eliminating contact wear and enabling predictive maintenance. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar galvanically isolated high-side driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STISO808QTR | TFQFPN32 package (75 V isolation), smaller footprint, higher Rth j-amb (25 °C/W), lower ILIM (0.7 A). | Better suited for space-constrained IPC add-in cards where board-level creepage is managed externally. | Select when PCB area is limited and full PowerSO-36 thermal performance is not required. |
| ISO1H813DWR | Texas Instruments part: 8-channel, 1 A per channel, SOIC-24, 3750 VRMS isolation, no SCM mode, higher RDS(on) (0.25 Ω). | Lacks synchronous control and per-channel thermal independence - suitable only for non-critical, non-coordinated loads. | Choose only if cost sensitivity outweighs jitter control and thermal resilience requirements. |
Compared with ISO808TR, STISO808QTR trades thermal robustness for compactness, while ISO1H813DWR sacrifices synchronization precision and channel-level fault isolation for lower unit cost - making ISO808TR optimal for safety- and timing-critical industrial control.
Availability
ISO808TR is available at Aetrix Electronics and suitable for programmable logic controllers, industrial PC peripheral I/O, and numerical control machine tool applications requiring stable component supply, long-term lifecycle support, and certified galvanic isolation.
Supply support for ISO808TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in automotive, industrial, and power management solutions with vertical manufacturing capabilities and broad IP portfolio.
The ISO808 family belongs to ST's industrial isolated drivers product line, engineered specifically for high-reliability, high-noise industrial automation systems requiring reinforced insulation, multi-level protection, and deterministic timing control.
FAQ
What is the difference between ISO808TR and ISO808-1TR?
The ISO808TR corresponds to the base ISO808 variant with 0.7 A per-channel current limit (ILIM), while ISO808-1TR supports 1 A per channel. Both share identical pinout, isolation rating, and protection features. The -1 suffix denotes higher current capability enabled by internal current-sense threshold adjustment - verified in DS14169 Table 6.
Can ISO808TR drive inductive loads above 1 H?
Yes - ISO808TR is explicitly characterized for high inductive loads, with VDEMAG = VCC − 54 V ensuring safe energy dissipation. Its fast demagnetization capability and integrated overvoltage clamping (VCC clamp = 47–57 V) protect against flyback spikes from loads ≥1 H when properly decoupled with snubbers per application note AN5095.
How does the FAULT pin behave during a single-channel over-temperature event?
FAULT asserts low immediately upon detection of any per-channel junction over-temperature (TJ > TJSD) or case over-temperature (TC > TCSD). It remains asserted until all triggered faults clear and junction/case temperatures fall below respective reset thresholds (TJR or TCR), as confirmed in DS14169 Section 6.4 and Table 6.
Is external pull-up required on the FAULT pin?
Yes - FAULT is an open-drain output requiring an external pull-up resistor (typically 4.7 kΩ to VDD) to generate a valid logic-high level. Without it, the pin floats and cannot indicate normal operation; this is specified in DS14169 Table 6 and Figure 20, and verified on ST evaluation boards like STEVAL-IHM038V1.
ISO808TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 36-PowerBSSOP (0.433", 11.00mm Width)
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Switch Type:
- Relay, Solenoid Driver
- Number of Outputs:
- 8
- Ratio - Input:Output:
- 1:1
- Output Configuration:
- High Side
- Output Type:
- N-Channel
- Interface:
- Parallel
- Voltage - Load:
- 9.2V ~ 36V
- Voltage - Supply (Vcc/Vdd):
- 2.75V ~ 5.5V
- Current - Output (Max):
- 700mA
- Rds On (Typ):
- 125mOhm
- Input Type:
- CMOS
- Features:
- Auto Restart, Status Flag, Watchdog Timer
- Fault Protection:
- Current Limiting (Fixed), Over Voltage, Over Temperature, Reverse Battery, Short Circuit, UVLO
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- PowerSO-36, Bottom Pad
ISO808TR FAQ
1.How can I place an order for ISO808TR through Aetrix?
Please submit a Request for Quotation (RFQ) for ISO808TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISO808TR reliable?
The price and inventory of ISO808TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISO808TR is usually 5 days.
3.What payment methods are accepted for ISO808TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISO808TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISO808TR?
ISO808TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISO808TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISO808TR?
For technical support, including ISO808TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISO808TR requirements.
6.How does Aetrix verify that ISO808TR is sourced from the original manufacturer or authorized distributors?
All ISO808TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISO808TR meets industry standards.
7.What is the process for return or replacement of ISO808TR?
All ISO808TR units undergo pre-shipment inspection (PSI). If there is an issue with ISO808TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISO808TR part is unused and in its original packaging.
Return procedure for ISO808TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISO808TR Tags

-
TPS22919DCKR
Texas Instruments

-
MIC2091-1YM5-TR
Microchip Technology

-
MIC2090-1YM5-TR
Microchip Technology

-
TPS22995RZFR
Texas Instruments

-
TPS22975DSGR
Texas Instruments

-
SIP32510DT-T1-GE3
Vishay Siliconix

-
ULN2003D1013TR
STMicroelectronics

-
MIC2005A-1YM5-TR
Microchip Technology

-
MIC2005A-1YM6-TR
Microchip Technology

-
TPS22916BYFPR
Texas Instruments

-
TPS22917DBVR
Texas Instruments
-
ULN2003APWR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
