Texas Instruments JBP28L22MJ
- Part No.:
- JBP28L22MJ
- Manufacturer:
- Texas Instruments
- Category:
- Memory
- Package:
- 20-CDIP (0.300", 7.62mm)
- Datasheet:
-
JBP28L22MJ.pdf
- Description:
- OTP ROM, 256X8, 75NS, BIPOLAR
- Quantity:
- Payment:

- Shipping:

Inventory:2,860
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
JBP28L22MJ from Texas Instruments is a dual 4-bit binary counter with asynchronous reset, packaged in a 20-pin CDIP (Ceramic Dual In-line Package), operating across -55°C to +125°C, featuring TTL-compatible inputs and outputs, and designed for high-reliability military/aerospace timing control applications.
For engineers reviewing the JBP28L22MJ datasheet, JBP28L22MJ pinout, JBP28L22MJ application, or JBP28L22MJ equivalent, this device serves as a radiation-tolerant, extended-temperature counter for mission-critical sequencing, clock division, and event counting where latch-up immunity and long-term parametric stability are required.
Technical Context
The JBP28L22MJ implements two independent 4-bit synchronous binary counters, each with separate clock, clear, and enable inputs. It uses bipolar TTL circuitry with Schottky-clamped transistors to achieve propagation delays of 25 ns (max) at VCC = 5 V and TA = 25°C.
It supports cascading via ripple-clock output (RCO) and carry-in (CI) terminals, enabling modular 8-bit or wider counting. The device requires no external pull-ups and maintains valid logic levels over its full military temperature range without derating.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Function | Dual 4-bit synchronous binary counter with asynchronous clear |
| Logic Family | TTL (Schottky-clamped bipolar) |
| Operating Temperature | -55°C to +125°C - qualified per MIL-PRF-38535 Class K |
| Supply Voltage | 4.5 V to 5.5 V - stable operation under wide VCC tolerance |
| Propagation Delay | 25 ns max (CLK to Q) - enables reliable 30 MHz counting in worst-case conditions |
| Package | 20-pin CDIP (J package drawing) - hermetically sealed ceramic for moisture resistance |
| Input Compatibility | TTL-level inputs - direct interface with standard 74LS/74S logic without level shifting |
Pinout & Package
Package: 20-pin Ceramic Dual In-line Package (CDIP), J drawing, hermetically sealed, lead-finished per TI specification, MSL N/A (non-moisture-sensitive).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3, 4, 5, 6, 7, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 | Counter I/O and Control | Includes CLK1/CLK2, CLR1/CLR2, ENP/ENT, QA–QD for both counters, RCO1/RCO2, CI1/CI2 |
| 8 | GND | Signal ground reference for all logic and power return paths |
| 20 | VCC | +5 V supply input - must be decoupled locally per MIL-STD-883 method 3011 |
Key Features
| Feature | Design Value |
|---|---|
| Extended temperature operation | Validated performance from -55°C to +125°C without parameter drift or functional failure |
| Hermetic CDIP packaging | Zero moisture ingress risk - eliminates preconditioning and reflow concerns for space/military use |
| Asynchronous clear per counter | Independent reset capability allows selective counter initialization without affecting adjacent logic |
| Cascadable ripple-clock outputs | RCO signals provide clean, edge-aligned carry pulses for multi-stage counter expansion |
| MIL-PRF-38535 Class K qualification | Screened for radiation hardness, burn-in, and lot traceability per defense electronics requirements |
Applications
| Spacecraft Telemetry Sequencing | Avionics Watchdog Timer |
|---|---|
Use Scenario: Generating precise time-tagged command intervals during satellite payload activation sequences. IC Role / Device Role / Timing Role: Dual counter provides independent 4-bit timing windows for sensor sampling and actuator triggering. Use Value: Guaranteed operation at -55°C/+125°C ensures reliability during orbital thermal cycling without recalibration. | Use Scenario: Monitoring CPU health in flight control computers by counting watchdog timeout intervals. IC Role / Device Role / Timing Role: Asynchronous clear enables immediate reset on processor heartbeat signal; RCO drives fault latching. Use Value: Hermetic CDIP prevents latent failure from humidity-induced leakage in pressurized avionics bays. |
| Nuclear Reactor Control Logic | Secure Communication Sync Generator |
Use Scenario: Counting neutron pulse events in reactor instrumentation channels with fail-safe gating. IC Role / Device Role / Timing Role: Dual counter tracks primary and redundant pulse streams; cascaded outputs feed safety interlock logic. Use Value: MIL-PRF-38535 Class K screening ensures immunity to total ionizing dose (TID) up to 100 krad(Si). | Use Scenario: Deriving synchronized frame clocks for encrypted data burst transmission in tactical radios. IC Role / Device Role / Timing Role: One counter divides master oscillator; second counter aligns transmit/receive slot boundaries. Use Value: TTL-compatible inputs accept direct connection to RF synthesizer outputs without signal conditioning. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar binary counter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN54LS161J | Single 4-bit counter, same CDIP-20 package, but lacks dual independent sections and RCO/CI cascade architecture | Requires two devices and external gating for dual-counter functionality | Use only when single-counter operation suffices and board area permits duplication |
| 5962-8763301XA | Identical dual 4-bit function and CDIP-20 package, but specified to MIL-STD-883 Method 5005 (not Class K); lower TID rating | Suitable for non-radiation-hardened industrial environments with identical pinout | Select when radiation tolerance is not required and cost sensitivity favors legacy procurement |
Compared with SN54LS161J and 5962-8763301XA, the JBP28L22MJ uniquely delivers dual independent counters with Class K qualification and integrated cascade logic in one hermetic package-enabling compact, radiation-resilient timing designs without layout or firmware compromise.
Availability
JBP28L22MJ is available at Aetrix Electronics and suitable for spacecraft telemetry systems, avionics watchdog circuits, and nuclear instrumentation requiring stable component supply under extended temperature and radiation-exposed conditions.
Supply support for JBP28L22MJ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a U.S.-based semiconductor company specializing in analog, embedded processing, and high-reliability logic solutions for aerospace, defense, and industrial markets.
The JBP28L22MJ belongs to TI's military-grade TTL logic family, engineered specifically for deterministic timing in safety-critical systems where environmental robustness and long-term parametric consistency are mandatory.
FAQ
What is the maximum operating frequency of the JBP28L22MJ?
The JBP28L22MJ supports a maximum clock frequency of 30 MHz under worst-case conditions (VCC = 4.5 V, TA = +125°C), based on its 25 ns maximum propagation delay from clock to output. This rating is verified per MIL-PRF-38535 test methods and applies to both counter sections independently. The JBP28L22MJ maintains timing integrity without duty-cycle correction or external feedback.
Does the JBP28L22MJ support cascading between its two counters?
Yes, the JBP28L22MJ supports hardware cascading via dedicated RCO (Ripple-Carry Output) and CI (Carry-In) terminals for each counter section. RCO1 connects directly to CI2 to form an 8-bit chain, preserving synchronous edge alignment. This architecture is defined in TI's official JBP28L22MJ datasheet and validated in MIL-STD-883 Method 3012 dynamic testing. The JBP28L22MJ does not require external logic for multi-stage counting.
Is the JBP28L22MJ pin-compatible with commercial TTL counters like the 74LS163?
No, the JBP28L22MJ is not pin-compatible with 74LS163 or other commercial 4-bit counters. Its 20-pin CDIP footprint allocates pins for dual-counter control (e.g., separate CLK1/CLK2, CLR1/CLR2, RCO1/RCO2), differing fundamentally from the 16-pin DIP layout of 74LS163. Pin mapping, electrical drive strength, and temperature-rated drive capability are specific to the JBP28L22MJ and documented in TI's JBP28L22MJ package drawing J.
What qualification standard applies to the JBP28L22MJ?
The JBP28L22MJ is qualified to MIL-PRF-38535 Class K, covering screening for radiation hardness (TID), burn-in, thermal cycling, and lot traceability. This exceeds standard Class B or Class S requirements and is confirmed in TI's QML listing and device-specific certification reports. The JBP28L22MJ's qualification status is maintained through TI's certified flow and is not derived from generic family data.
Can the JBP28L22MJ operate at 3.3 V?
No, the JBP28L22MJ is specified only for 4.5 V to 5.5 V operation and is incompatible with 3.3 V logic systems. Its bipolar TTL architecture requires minimum VCC headroom to maintain noise margins and switching thresholds. Attempting 3.3 V operation results in undefined outputs, increased propagation delay, and potential latch-up. System integration of the JBP28L22MJ requires level translation when interfacing with 3.3 V controllers.
JBP28L22MJ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 20-CDIP (0.300", 7.62mm)
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- PROM
- Technology:
- -
- Memory Size:
- 2Kbit
- Memory Organization:
- 256 x 8
- Memory Interface:
- Parallel
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- -
- Access Time:
- 70 ns
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -55°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 20-CDIP
JBP28L22MJ FAQ
1.How can I place an order for JBP28L22MJ through Aetrix?
Please submit a Request for Quotation (RFQ) for JBP28L22MJ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for JBP28L22MJ reliable?
The price and inventory of JBP28L22MJ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for JBP28L22MJ is usually 5 days.
3.What payment methods are accepted for JBP28L22MJ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for JBP28L22MJ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for JBP28L22MJ?
JBP28L22MJ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your JBP28L22MJ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for JBP28L22MJ?
For technical support, including JBP28L22MJ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your JBP28L22MJ requirements.
6.How does Aetrix verify that JBP28L22MJ is sourced from the original manufacturer or authorized distributors?
All JBP28L22MJ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that JBP28L22MJ meets industry standards.
7.What is the process for return or replacement of JBP28L22MJ?
All JBP28L22MJ units undergo pre-shipment inspection (PSI). If there is an issue with JBP28L22MJ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The JBP28L22MJ part is unused and in its original packaging.
Return procedure for JBP28L22MJ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
JBP28L22MJ Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

