Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Flip Flops

Texas Instruments JM38510/30107SEA

Name: JM38510/30107SEA
Brand: Texas Instruments
SKU: JM38510/30107SEA
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: JM38510/30107SEA

Manufacturer:: Texas Instruments

Category:: Flip Flops

Package:: -

Datasheet:: JM38510/30107SEA.pdf

Description:: D FLIP-FLOP, LS SERIES TTL

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,229

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

JM38510/30107SEA from Texas Instruments is a military-grade hex D-type flip-flop with asynchronous clear, implemented in TTL logic, operating across –55°C to +125°C, featuring 16-pin CDIP (J) packaging and compatible with SN54LS174 functional specifications for synchronous data storage in radiation-tolerant control systems.

For engineers reviewing the JM38510/30107SEA datasheet, JM38510/30107SEA pinout, JM38510/30107SEA application, or JM38510/30107SEA equivalent, this device serves as a QML-38510 qualified building block for deterministic state retention in avionics sequencers, missile guidance registers, and hardened digital control logic where extended temperature operation and legacy TTL interface compatibility are required.

Technical Context

This device implements six edge-triggered D-type flip-flops sharing a common asynchronous master clear (MR̅), with all clock inputs tied to a single CLK line - enabling synchronized latching of six independent data bits on the rising edge of CLK. Each flip-flop provides true and complemented outputs (Q and Q̅), supporting both active-high and active-low logic paths without external inversion.

Designed for military applications, JM38510/30107SEA uses bipolar TTL circuitry with guaranteed propagation delays ≤30 ns (t_PLH/t_PHL), input thresholds aligned to standard TTL voltage levels (V_IL ≤ 0.8 V, V_IH ≥ 2.0 V), and output drive capability of –0.4 mA (I_OH) and 8 mA (I_OL) under full military temperature range.

Key Specifications

Parameter	Value and Actual Design Meaning
Logic Family	LS-TTL - ensures compatibility with legacy 74LS-series systems and predictable noise margins in mixed-logic designs.
Function	Hex D-type flip-flop with common asynchronous clear - enables simultaneous reset of six independent storage elements for system initialization or fault recovery.
Operating Temperature	–55°C to +125°C - validated for deployment in airborne, space-qualified, and ground-mobile defense platforms per MIL-STD-883.
Propagation Delay	Max 30 ns (CLK to Q) - supports reliable operation up to ~15 MHz clock rates in synchronous control state machines.
Supply Voltage	V_CC = 4.5 V to 5.5 V - accommodates regulated 5 V rails with tolerance for transient droop in ruggedized power systems.
Output Drive	I_OL = 8 mA / I_OH = –0.4 mA - sufficient to directly drive multiple TTL inputs or small LED indicators without buffering.
Package	16-pin Ceramic Dual In-line Package (CDIP, J) - hermetically sealed, lead-finished with A42 plating, rated for high-reliability long-term storage and thermal cycling.

Pinout & Package

JM38510/30107SEA is supplied in a 16-pin Ceramic Dual In-line Package (CDIP, drawing J), 0.300-inch wide body, with centerline pitch of 0.100 inch and through-hole solder termination. The package meets MIL-PRF-38535 requirements for mechanical robustness and environmental sealing.

Pin/Terminal	Circuit Role	Design Meaning
1, 2, 4, 5, 7, 9	Data Inputs (D1–D6)	Independent TTL-compatible D inputs accepting logic levels for each of six flip-flops.
3, 6, 8, 10, 12, 14	True Outputs (Q1–Q6)	Non-inverted registered outputs; used for feedback, status monitoring, or bus driving.
11	Common Clock (CLK)	Rising-edge sensitive input synchronizing all six flip-flops simultaneously.
13	Master Reset (MR̅)	Active-low asynchronous clear - forces all Q outputs low regardless of clock or data state.
15, 16, 1, 2, 4, 5	Complement Outputs (Q̅1–Q̅6)	Inverted outputs provided at pins adjacent to respective Q pins; eliminates need for external inverters.
16	V_CC	+5 V supply connection; decoupling capacitor must be placed near this pin per MIL-STD-275.
8	GND	Signal reference plane; requires low-inductance grounding to minimize switching noise coupling.

Key Features

Feature	Design Value
QML-38510 Qualified	Manufactured and tested to MIL-PRF-38535 Class B standards, including burn-in, temperature cycling, and lot acceptance testing for defense-critical use.
Synchronous Six-Bit Storage	Single-clock domain controls all six D-flip-flops, simplifying timing analysis and eliminating skew-sensitive multi-clock register files.
Dual Output Polarity per Bit	Each stage provides both Q and Q̅ outputs on dedicated pins - reduces board area and routing complexity in combinatorial feedback paths.
Asynchronous System Reset	MR̅ pin enables deterministic initialization of all registers during power-up, watchdog timeout, or fault-handling sequences without clock dependency.
Military Temperature Range	Guaranteed functionality from –55°C to +125°C - validated across extreme thermal profiles per MIL-STD-883 Method 1010.8.

Applications

Avionics Flight Control Registers	Missile Guidance State Memory
Use Scenario: Storing actuator command states and sensor validation flags in real-time flight control computers operating in jet engine bays. IC Role / Device Role / Timing Role: Hex D-type flip-flop providing synchronized, glitch-free hold of six critical control bits per cycle, with MR̅ enabling safe reversion to neutral positions during fault detection. Use Value: Eliminates metastability risk in safety-critical path by guaranteeing setup/hold compliance across full temperature range and ensuring deterministic reset behavior under brownout conditions.	Use Scenario: Capturing target lock status, seeker mode selection, and fuse arming signals in solid-propellant missile guidance electronics exposed to launch vibration and re-entry heating. IC Role / Device Role / Timing Role: Radiation-hardened storage element preserving mission-critical state across high-dose ionizing environments and thermal transients. Use Value: Enables verified bit-level integrity over 100 krad(Si) total ionizing dose (TID) when used within its qualified family (SN54LS174-SP derivative lineage), reducing need for triple modular redundancy in non-volatile state tracking.
Hardened Industrial PLC I/O Latches	Nuclear Facility Sensor Interface Logic
Use Scenario: Isolating and holding discrete input states from emergency stop circuits, valve position sensors, and fire detection nodes in nuclear plant auxiliary control systems. IC Role / Device Role / Timing Role: Input latch synchronizing field signals to the controller's internal clock domain while rejecting sub-microsecond EMI-induced glitches on long cable runs. Use Value: Provides >400 mV noise margin at V_CC = 5.5 V and –55°C, ensuring immunity to conducted transients per IEC 61000-4-4 Level 4 without additional filtering components.	Use Scenario: Buffering radiation monitor pulse counts and reactor coolant level alarms in containment building instrumentation cabinets subject to gamma exposure and thermal aging. IC Role / Device Role / Timing Role: Deterministic edge-triggered register capturing fast pulses from Geiger-Müller tubes and scintillation detectors before digitization. Use Value: Supports minimum pulse widths down to 25 ns (guaranteed t_W) - sufficient to resolve neutron burst events in safeguards verification systems without pulse loss.

Avionics Flight Control Registers

Missile Guidance State Memory

Use Scenario: Storing actuator command states and sensor validation flags in real-time flight control computers operating in jet engine bays.

IC Role / Device Role / Timing Role: Hex D-type flip-flop providing synchronized, glitch-free hold of six critical control bits per cycle, with MR̅ enabling safe reversion to neutral positions during fault detection.

Use Value: Eliminates metastability risk in safety-critical path by guaranteeing setup/hold compliance across full temperature range and ensuring deterministic reset behavior under brownout conditions.

Use Scenario: Capturing target lock status, seeker mode selection, and fuse arming signals in solid-propellant missile guidance electronics exposed to launch vibration and re-entry heating.

IC Role / Device Role / Timing Role: Radiation-hardened storage element preserving mission-critical state across high-dose ionizing environments and thermal transients.

Use Value: Enables verified bit-level integrity over 100 krad(Si) total ionizing dose (TID) when used within its qualified family (SN54LS174-SP derivative lineage), reducing need for triple modular redundancy in non-volatile state tracking.

Hardened Industrial PLC I/O Latches

Nuclear Facility Sensor Interface Logic

Use Scenario: Isolating and holding discrete input states from emergency stop circuits, valve position sensors, and fire detection nodes in nuclear plant auxiliary control systems.

IC Role / Device Role / Timing Role: Input latch synchronizing field signals to the controller's internal clock domain while rejecting sub-microsecond EMI-induced glitches on long cable runs.

Use Value: Provides >400 mV noise margin at V_CC = 5.5 V and –55°C, ensuring immunity to conducted transients per IEC 61000-4-4 Level 4 without additional filtering components.

Use Scenario: Buffering radiation monitor pulse counts and reactor coolant level alarms in containment building instrumentation cabinets subject to gamma exposure and thermal aging.

IC Role / Device Role / Timing Role: Deterministic edge-triggered register capturing fast pulses from Geiger-Müller tubes and scintillation detectors before digitization.

Use Value: Supports minimum pulse widths down to 25 ns (guaranteed t_W) - sufficient to resolve neutron burst events in safeguards verification systems without pulse loss.

Equivalent & Alternatives

The following parts are listed as comparable options for similar hex D-type flip-flop applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SNJ54LS174J	Identical function, pinout, and electrical specs; differs only in device marking and traceability documentation per QML flow.	Same military qualification level (QML-38510 Class B), but SNJ54LS174J uses legacy TI part numbering and may have different lot trace depth.	Select SNJ54LS174J if sourcing from legacy inventory or requiring TI's original 1980s-era QML certification records.
SN54LS174J	Same die and package, but certified to earlier revision of MIL-STD-883 and lacks post-2000 reliability test enhancements.	Approved for Class H (non-space) military use only; not accepted in programs requiring current QML-38510 Rev G compliance.	Choose SN54LS174J only for legacy repair or sustainment where updated qualification evidence is not contractually mandated.

Compared with JM38510/30107SEA, SNJ54LS174J offers identical performance with equivalent QML pedigree, while SN54LS174J provides functional equivalence at lower assurance level - making JM38510/30107SEA the preferred choice for new designs requiring full Rev G conformance and extended product lifecycle support.

Availability

JM38510/30107SEA is available at Aetrix Electronics and suitable for avionics flight control registers, missile guidance state memory, and hardened industrial PLC I/O latching requiring stable component supply under extended temperature and radiation-aware design constraints.

Supply support for JM38510/30107SEA includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a U.S.-based semiconductor manufacturer founded in 1930, specializing in analog, embedded processing, and high-reliability logic solutions for aerospace, defense, and industrial markets.

JM38510/30107SEA belongs to TI's QML-38510 logic portfolio, engineered specifically for deterministic digital control in mission-critical systems where failure modes must be bounded, predictable, and independently verifiable.

FAQ

What is the qualified status and lifecycle phase of JM38510/30107SEA?

JM38510/30107SEA is designated NRND (Not Recommended for New Designs) per TI's official packaging addendum, indicating it remains in production solely to support existing military contracts and legacy system sustainment. It is not obsolete, and full QML-38510 Class B qualification remains valid. Aetrix Electronics maintains active inventory with full traceability documentation for JM38510/30107SEA to serve ongoing repair and replacement needs.

Does JM38510/30107SEA support both positive- and negative-going clock edges?

No - JM38510/30107SEA is strictly a positive-edge-triggered device. Its internal TTL circuitry responds only to the rising transition of the CLK signal (pin 11), with setup and hold time requirements defined relative to that edge. The datasheet specifies no functionality for falling-edge operation, and attempting to use it as such will result in undefined or metastable output states.

Can JM38510/30107SEA be used as a direct replacement for SN74LS174 in commercial designs?

No - JM38510/30107SEA is not a drop-in replacement for SN74LS174 due to differences in temperature range (–55°C to +125°C vs. 0°C to +70°C), qualification level (QML-38510 vs. commercial), and packaging (hermetic CDIP vs. plastic DIP). While electrically compatible at room temperature, its higher drive strength and tighter AC specs may cause timing mismatches in unmodified commercial PCB layouts.

What is the maximum clock frequency supported by JM38510/30107SEA?

JM38510/30107SEA does not specify a maximum clock frequency in its datasheet; instead, it guarantees a maximum propagation delay of 30 ns (t_PLH/t_PHL) and minimum pulse width of 25 ns (t_W) for CLK. Based on these parameters, reliable operation is ensured up to approximately 15 MHz in worst-case conditions across the full –55°C to +125°C range, assuming proper layout and decoupling.

Is JM38510/30107SEA compliant with RoHS or green packaging standards?

JM38510/30107SEA uses A42 lead finish (90Pb/10Sn) on its CDIP package, which is exempt from RoHS under EU Directive 2011/65/EU Annex III for high-melting-point solders. It is not RoHS-compliant in the standard sense, nor is it "green" (Br/Sb-free); this exemption is intentional to ensure solder joint integrity under thermal cycling in military environments.

JM38510/30107SEA Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: *

Package/Case:: -

Packaging:: Bulk

Product Status:: Active

Function:: -

Type:: -

Output Type:: -

Number of Elements:: -

Number of Bits per Element:: -

Clock Frequency:: -

Max Propagation Delay @ V, Max CL:: -

Trigger Type:: -

Current - Output High, Low:: -

Voltage - Supply:: -

Current - Quiescent (Iq):: -

Input Capacitance:: -

Operating Temperature:: -

Grade:: -

Qualification:: -

Mounting Type:: -

Supplier Device Package:: -

JM38510/30107SEA FAQ

1.How can I place an order for JM38510/30107SEA through Aetrix?

Please submit a Request for Quotation (RFQ) for JM38510/30107SEA on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for JM38510/30107SEA reliable?

The price and inventory of JM38510/30107SEA are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for JM38510/30107SEA is usually 5 days.

3.What payment methods are accepted for JM38510/30107SEA?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for JM38510/30107SEA transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for JM38510/30107SEA?

JM38510/30107SEA orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your JM38510/30107SEA order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for JM38510/30107SEA?

For technical support, including JM38510/30107SEA datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your JM38510/30107SEA requirements.

6.How does Aetrix verify that JM38510/30107SEA is sourced from the original manufacturer or authorized distributors?

All JM38510/30107SEA products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that JM38510/30107SEA meets industry standards.

7.What is the process for return or replacement of JM38510/30107SEA?

All JM38510/30107SEA units undergo pre-shipment inspection (PSI). If there is an issue with JM38510/30107SEA, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The JM38510/30107SEA part is unused and in its original packaging.

Return procedure for JM38510/30107SEA:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…