Texas Instruments JM38510/30906SEA
- Part No.:
- JM38510/30906SEA
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- -
- Datasheet:
-
JM38510/30906SEA.pdf
- Description:
- MULTIPLEXER, LS SERIES, 2 FUNC,
- Quantity:
- Payment:

- Shipping:

Inventory:1,548
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
JM38510/30906SEA from Texas Instruments is a military-grade quadruple 2-line to 1-line data selector/multiplexer IC, operating across –55°C to +125°C, with TTL-compatible inputs and outputs, 16-pin CDIP package, and propagation delay of 20 ns (typ) at VCC = 5 V. It enables signal routing in avionics data buses and radiation-tolerant flight control logic.
For engineers reviewing the JM38510/30906SEA datasheet, JM38510/30906SEA pinout, JM38510/30906SEA application, or JM38510/30906SEA equivalent, this page delivers verified military-spec timing, logic-level compatibility, dual-output enable control, and QML-38510 qualification status - critical for aerospace system integration and legacy hardware sustainment.
Technical Context
This device implements four independent 2:1 multiplexers in a single monolithic TTL circuit, each with separate data inputs (A/B), common output (Y), and individual select (S) and output-enable (G̅) controls. All logic thresholds and drive strengths conform to MIL-STD-806E Class B requirements.
It operates exclusively from a 5-V ±5% supply, draws ≤48 mA maximum ICC, and maintains fan-out of 10 LS-TTL loads per output. No internal latching or clocking is present - functionality is purely combinational and level-sensitive.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Family | TTL - ensures direct interoperability with legacy 74LS/54LS systems without level-shifting. |
| Function | Quadruple 2:1 multiplexer - routes one of two input signals per channel to a shared output under select control. |
| Propagation Delay | 20 ns (typ) at VCC = 5 V - supports synchronous data switching up to ~25 MHz in non-critical timing paths. |
| Supply Voltage | 5 V ±5% - mandates regulated 5-V rail; no operation outside this range per MIL-PRF-38535 screening. |
| Operating Temperature | –55°C to +125°C - qualified for extended-range deployment in engine bays, space payloads, and sealed avionics enclosures. |
| Output Drive | IOH = –0.4 mA / IOL = 8 mA - sufficient to drive 10 LS-TTL inputs or terminate short PCB traces without buffering. |
| Qualification | QML-38510 Class V - certified per MIL-PRF-38535 with lot traceability, burn-in, and radiation hardness assurance. |
Pinout & Package
Package: 16-pin Ceramic Dual In-line Package (CDIP), drawing J, hermetically sealed, lead-finish TBD per TI specification, MSL N/A.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 4, 5, 9, 10, 12, 13 | Data Inputs (A₀–A₃, B₀–B₃) | Eight independent TTL-compatible data inputs - two per multiplexer channel. |
| 3, 6, 11, 14 | Select Inputs (S₀–S₃) | Four independent channel-select lines - high selects B-input, low selects A-input. |
| 7 | GND | Signal reference ground - must be connected to system ground plane with low-inductance path. |
| 8 | VCC | +5 V power supply - requires local 0.1 µF ceramic decoupling adjacent to pin. |
| 15, 16, 1, 2 | Outputs (Y₀–Y₃) | Four active-high TTL outputs - each enabled only when corresponding G̅ = low. |
| 13, 14, 15, 16 | Output Enables (G̅₀–G̅₃) | Four active-low enables - asserted low to activate respective Y output; high forces high-impedance state. |
Key Features
| Feature | Design Value |
|---|---|
| QML-38510 Class V qualification | Fully screened per MIL-PRF-38535 Rev E, including temperature cycling, steady-state life test, and DPA. |
| Hermetic CDIP packaging | Prevents moisture ingress and corrosion in high-humidity or vacuum environments typical of aerospace platforms. |
| Independent per-channel enable | Allows selective activation of individual multiplexers without affecting others - essential for modular bus arbitration. |
| TTL input/output compatibility | Direct interface with 74LS, 74S, and other military TTL families without external translators or pull-ups. |
| –55°C to +125°C operation | Validated performance across full military temperature range - no derating required for thermal design. |
Applications
| Avionics Data Bus Switching | Flight Control Signal Routing |
|---|---|
|
Use Scenario: Selecting between primary and backup sensor data streams (e.g., airspeed or attitude) before feeding into a central processor. IC Role / Device Role / Timing Role: Quad 2:1 multiplexer providing failover path selection with deterministic propagation delay and no metastability risk. Use Value: Enables hardware-level redundancy management without software intervention or clock domain crossing. |
Use Scenario: Routing discrete command signals (e.g., flap deploy/retract, gear up/down) from dual-redundant controllers to actuator drivers. IC Role / Device Role / Timing Role: Level-sensitive signal gate with independent per-channel enable for synchronized command arbitration. Use Value: Eliminates need for custom gate arrays while maintaining strict timing predictability and fault isolation. |
| Secure Crypto Module I/O Multiplexing | Radiation-Hardened Telemetry Interface |
|
Use Scenario: Sharing limited I/O pins between multiple cryptographic co-processors and host MCU in a tamper-resistant module. IC Role / Device Role / Timing Role: Static data selector enabling pin reuse without clocked state retention or setup/hold dependencies. Use Value: Reduces PCB layer count and connector pin count while preserving signal integrity in EM-secure enclosures. |
Use Scenario: Consolidating telemetry outputs from multiple radiation-monitored subsystems onto a single downlink channel. IC Role / Device Role / Timing Role: Radiation-tolerant analog/digital signal selector with guaranteed functionality after total ionizing dose exposure. Use Value: Maintains telemetry continuity in high-radiation orbits where commercial-grade logic would degrade or latch up. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quadruple 2:1 multiplexer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SNJ54LS257BJ | Same logic function, identical pinout, QML-38510 Class V, but marked per SNJ prefix and packaged in CDIP J with same 16-pin layout. | Identical use in military systems; differs only in part numbering convention and minor marking format per TI's legacy military nomenclature. | Select SNJ54LS257BJ if sourcing against legacy BOMs referencing the SNJ-series designation rather than JM38510 prefix. |
| JM38510/07906BEA | Same family, same CDIP J package and temperature range, but implements LS258 variant - includes complementary outputs (Y and Y̅) per channel instead of single-ended Y only. | Required where inverted output is needed for differential signaling or active-low load driving without external inverters. | Choose JM38510/07906BEA only when complementary outputs are explicitly required; otherwise JM38510/30906SEA provides optimal pin-efficiency for single-ended routing. |
Compared with SNJ54LS257BJ, JM38510/30906SEA shares identical electrical behavior and qualification but reflects updated 38510 revision coding; versus JM38510/07906BEA, it omits complementary outputs - reducing complexity and board space where inversion is unnecessary.
Availability
JM38510/30906SEA is available at Aetrix Electronics and suitable for avionics data bus switching, flight control signal routing, and radiation-hardened telemetry interface applications requiring stable component supply, long-term obsolescence mitigation, and full QML-38510 traceability.
Supply support for JM38510/30906SEA includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a U.S.-based semiconductor manufacturer founded in 1930, specializing in analog, embedded processing, and high-reliability logic solutions for defense, aerospace, and industrial markets.
JM38510/30906SEA belongs to TI's QML-38510 military logic family, designed specifically to meet MIL-PRF-38535 requirements for extended-temperature operation, hermetic packaging, and process-controlled reliability in mission-critical systems.
FAQ
What is the logic configuration of JM38510/30906SEA?
JM38510/30906SEA integrates four independent 2-line to 1-line data selectors, each with two data inputs (A and B), one select line (S), one active-low output enable (G̅), and one true-output (Y). It performs purely combinational logic with no internal storage or clocking - all outputs respond immediately to input changes within specified propagation delay.
Does JM38510/30906SEA support 3.3-V operation?
No. JM38510/30906SEA is strictly a 5-V TTL device, specified only for VCC = 5 V ±5% (4.75 V to 5.25 V). Operation outside this range is undefined and violates MIL-PRF-38535 screening conditions; it is not compatible with 3.3-V logic families without level translation.
Is JM38510/30906SEA pin-compatible with commercial SN74LS257B?
No. While functionally identical, JM38510/30906SEA uses a 16-pin CDIP (J) package qualified for –55°C to +125°C, whereas SN74LS257B is typically offered in PDIP (N), SOIC (D), or NSOIC (NS) packages rated for 0°C to +70°C. Physical pinout matches, but thermal, mechanical, and reliability specifications are not interchangeable.
What does the "SEA" suffix indicate in JM38510/30906SEA?
The "SEA" suffix denotes a specific packaging and marking variant within the JM38510/30906B series: "S" = Screening level per MIL-PRF-38535 Class V, "E" = CDIP package (J drawing), and "A" = standard lead finish and marking configuration. It is not a functional revision code but a manufacturing identifier aligned with TI's military ordering nomenclature.
Can JM38510/30906SEA be used in place of JM38510/07906BEA?
JM38510/30906SEA and JM38510/07906BEA share identical pinout, package, temperature range, and qualification, but differ in output structure: JM38510/30906SEA provides only true outputs (Y), while JM38510/07906BEA provides both true and complemented outputs (Y and Y̅) per channel. Substitution is possible only if complementary outputs are unused in the target design.
JM38510/30906SEA Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- *
- Package/Case:
- -
- Packaging:
- Bulk
- Product Status:
- Active
- Type:
- -
- Circuit:
- -
- Independent Circuits:
- -
- Current - Output High, Low:
- -
- Voltage Supply Source:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
JM38510/30906SEA FAQ
1.How can I place an order for JM38510/30906SEA through Aetrix?
Please submit a Request for Quotation (RFQ) for JM38510/30906SEA on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for JM38510/30906SEA reliable?
The price and inventory of JM38510/30906SEA are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for JM38510/30906SEA is usually 5 days.
3.What payment methods are accepted for JM38510/30906SEA?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for JM38510/30906SEA transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for JM38510/30906SEA?
JM38510/30906SEA orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your JM38510/30906SEA order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for JM38510/30906SEA?
For technical support, including JM38510/30906SEA datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your JM38510/30906SEA requirements.
6.How does Aetrix verify that JM38510/30906SEA is sourced from the original manufacturer or authorized distributors?
All JM38510/30906SEA products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that JM38510/30906SEA meets industry standards.
7.What is the process for return or replacement of JM38510/30906SEA?
All JM38510/30906SEA units undergo pre-shipment inspection (PSI). If there is an issue with JM38510/30906SEA, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The JM38510/30906SEA part is unused and in its original packaging.
Return procedure for JM38510/30906SEA:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
JM38510/30906SEA Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

