Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Multivibrators

Texas Instruments JM38510/31402B2A

Name: JM38510/31402B2A
Brand: Texas Instruments
SKU: JM38510/31402B2A
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: JM38510/31402B2A

Manufacturer:: Texas Instruments

Category:: Multivibrators

Package:: 20-CLCC

Datasheet:: JM38510/31402B2A.pdf

Description:: DUAL MONOSTABLE MULTIVIBRATORS W

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,756

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

JM38510/31402B2A from Texas Instruments is a military-grade dual monostable multivibrator (one-shot) with TTL-compatible inputs and outputs, operating over −55°C to 125°C. It features independent negative- and positive-transition-triggered inputs per channel, overriding clear functionality, Schmitt-trigger B-inputs for jitter-free triggering down to 1 V/s, and external R_ext/C_ext-programmable pulse widths from 35 ns to 7.5 ms. It is used in precision timing, pulse shaping, and reset generation in aerospace avionics and hardened instrumentation systems.

For engineers reviewing the JM38510/31402B2A datasheet, JM38510/31402B2A pinout, JM38510/31402B2A application, or JM38510/31402B2A equivalent, key selection criteria include guaranteed operation across full military temperature range, TTL-level compatibility with legacy logic families, Schmitt-trigger noise immunity on B inputs, precise pulse-width stability (<±0.5% unit-to-unit variation), and LCCC-20 package suitability for high-reliability PCB layouts.

Technical Context

The JM38510/31402B2A implements two independent TTL-compatible monostable multivibrators sharing no internal coupling. Each channel uses a latch-based architecture with separate A (negative-edge) and B (positive-edge/Schmitt) trigger inputs, plus an overriding active-low CLR that forces Q low regardless of input state. Pulse width is defined solely by external R_ext and C_ext values via t_w ≈ 0.7 × R_extC_ext, with no dependence on V_CC or temperature due to internal compensation.

Input structure includes 4 kΩ nominal A-input resistance and 2 kΩ nominal B/CLR resistance for standard TTL drive compatibility. Output stages provide 16 mA sink capability and −800 µA source capability at V_CC = 5 V, with rise/fall times independent of pulse length. The device is fully compatible with SN54221 electrical and switching characteristics, and pinout matches SN54123/SN54LS123.

Key Specifications

Parameter	Value and Actual Design Meaning
Operating Temperature	−55°C to +125°C - Qualified per MIL-PRF-38535 for extended environmental reliability in aerospace and defense platforms.
Supply Voltage	4.5 V to 5.5 V - Stable operation across full military V_CC tolerance; pulse width virtually independent of supply variation.
Max Output Pulse Width	21 µs (typical) - Achieved with R_ext = 30 kΩ, C_ext = 1 µF; supports long-duration timing without drift.
Min Output Pulse Width	35 ns - Attained with R_ext = 2 kΩ, C_ext = 0; usable as fast dc-triggered reset signal.
B Input Threshold Hysteresis	≈0.7 V (V_T+ − V_T−) - Enables jitter-free triggering from slow-rising/noisy signals (≥1 V/s).
Output Drive Strength	I_OL = 16 mA / I_OH = −800 µA - Direct interface with standard TTL loads without buffering.
Unit-to-Unit Pulse Variation	<±0.5% - Guaranteed consistency across production lots when using identical R_ext/C_ext.

Pinout & Package

LCCC-20 (FK) ceramic package: 8.89 mm × 8.89 mm, 1.27 mm pitch, leadless, hermetically sealed, suitable for high-reliability, high-vibration environments.

Pin/Terminal	Circuit Role	Design Meaning
1, 2, 3, 4, 5, 6, 7, 8, 13, 14, 15, 16, 17, 18, 19, 20	No internal connection (NC)	Unused pins electrically isolated; no routing or grounding required.
9	V_CC	Positive supply terminal; must be decoupled locally with 0.1 µF ceramic capacitor.
10	GND	Ground reference; requires low-inductance connection to system ground plane.
11	1A	Negative-edge-trigger input for Channel 1; active-low transition initiates output pulse.
12	1B	Schmitt-trigger positive-edge input for Channel 1; immune to slow/noisy edges ≥1 V/s.
13	1CLR	Active-low overriding clear for Channel 1; terminates ongoing pulse and forces Q low.
14	1Q	Inverting output for Channel 1; low during pulse, high otherwise.
15	1Q̅	Non-inverting output for Channel 1; high during pulse, low otherwise.
16	1R_ext/C_ext	Timing node for Channel 1; connects externally to R_ext and C_ext to set pulse width.
17	1C_ext	Capacitor connection point for Channel 1; tied directly to timing capacitor.
18	2A	Negative-edge-trigger input for Channel 2.
19	2B	Schmitt-trigger positive-edge input for Channel 2.
20	2CLR	Active-low overriding clear for Channel 2.

Key Features

Feature	Design Value
Dual independent monostables	Two fully isolated timing channels enable concurrent pulse generation without crosstalk or shared timing components.
Schmitt-trigger B inputs	1.2 V typical noise immunity ensures reliable triggering from noisy or slow-rising control signals in harsh EMI environments.
Overriding clear function	Asynchronous active-low CLR terminates any active output pulse immediately-critical for fail-safe system resets.
R_ext/C_ext-programmable timing	Pulse width adjustable from 35 ns to 7.5 ms using standard passive components; eliminates need for custom timing ICs.
MIL-PRF-38535 qualification	QML-38535 Class B flow with screening including burn-in, temperature cycling, and hermeticity testing for mission-critical use.

Applications

Aerospace Avionics Timing	Hardened Instrumentation Reset
Use Scenario: Generating synchronized delay pulses for radar pulse modulation and sensor sampling windows in airborne radar systems. IC Role / Device Role / Timing Role: Dual-channel monostable provides precisely timed gate-enable and sample-hold triggers with sub-100 ns jitter. Use Value: Eliminates timing drift across −55°C to +125°C, ensuring consistent radar resolution and target detection accuracy.	Use Scenario: Providing deterministic power-on and fault-recovery reset pulses for flight control microcontrollers in UAV guidance units. IC Role / Device Role / Timing Role: Acts as a hardware-based reset generator with overriding clear triggered by watchdog timeout or voltage supervisor. Use Value: Guarantees clean, glitch-free reset assertion even under severe EMI or supply transients due to Schmitt B-input and latch-based architecture.
Defense Communications Sync	Industrial Motor Control Safety
Use Scenario: Creating matched delay intervals for TDMA slot alignment and carrier synchronization in secure HF/VHF radios. IC Role / Device Role / Timing Role: Dual one-shot generates complementary timing windows for transmit/receive switching and encryption key handshaking. Use Value: <0.5% unit-to-unit pulse width variation ensures inter-unit timing coherence across deployed radio networks.	Use Scenario: Implementing hardware-enforced dead-time insertion between high-side and low-side gate drivers in servo motor inverters. IC Role / Device Role / Timing Role: Generates fixed-duration disable pulses for complementary PWM outputs to prevent shoot-through. Use Value: Programmable R_ext/C_ext allows precise dead-time tuning (e.g., 500 ns–2 µs) without firmware changes or layout redesign.

Aerospace Avionics Timing

Hardened Instrumentation Reset

Use Scenario: Generating synchronized delay pulses for radar pulse modulation and sensor sampling windows in airborne radar systems.

IC Role / Device Role / Timing Role: Dual-channel monostable provides precisely timed gate-enable and sample-hold triggers with sub-100 ns jitter.

Use Value: Eliminates timing drift across −55°C to +125°C, ensuring consistent radar resolution and target detection accuracy.

Use Scenario: Providing deterministic power-on and fault-recovery reset pulses for flight control microcontrollers in UAV guidance units.

IC Role / Device Role / Timing Role: Acts as a hardware-based reset generator with overriding clear triggered by watchdog timeout or voltage supervisor.

Use Value: Guarantees clean, glitch-free reset assertion even under severe EMI or supply transients due to Schmitt B-input and latch-based architecture.

Defense Communications Sync

Industrial Motor Control Safety

Use Scenario: Creating matched delay intervals for TDMA slot alignment and carrier synchronization in secure HF/VHF radios.

IC Role / Device Role / Timing Role: Dual one-shot generates complementary timing windows for transmit/receive switching and encryption key handshaking.

Use Value: <0.5% unit-to-unit pulse width variation ensures inter-unit timing coherence across deployed radio networks.

Use Scenario: Implementing hardware-enforced dead-time insertion between high-side and low-side gate drivers in servo motor inverters.

IC Role / Device Role / Timing Role: Generates fixed-duration disable pulses for complementary PWM outputs to prevent shoot-through.

Use Value: Programmable R_ext/C_ext allows precise dead-time tuning (e.g., 500 ns–2 µs) without firmware changes or layout redesign.

Equivalent & Alternatives

The following parts are listed as comparable options for similar monostable multivibrator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SNJ54221J	Same SN54221 electrical specs and CDIP-16 package; lacks LCCC-20 mechanical ruggedness and thermal performance.	Preferred for through-hole prototyping or legacy board reuse where LCCC assembly is unavailable.	Select SNJ54221J only if CDIP-16 footprint and manual soldering are acceptable; avoid for vibration-prone or high-density layouts.
SNJ54LS221FK	Lower power (I_CC = 4.7–11 mA vs. 26–50 mA), slower max pulse (49 µs), reduced noise immunity (0.2 V hysteresis vs. 0.7 V).	Suitable for battery-powered subsystems where power efficiency outweighs timing precision and noise rejection.	Choose SNJ54LS221FK only when supply current <12 mA is mandatory and ±1% pulse stability is acceptable.

Compared with SNJ54221J and SNJ54LS221FK, JM38510/31402B2A delivers superior mechanical robustness (LCCC-20), tighter pulse-width consistency (<±0.5%), and higher noise immunity-making it the sole choice for mission-critical timing where environmental stress and signal integrity are non-negotiable.

Availability

JM38510/31402B2A is available at Aetrix Electronics and suitable for aerospace avionics, defense communications, and industrial motor control requiring stable component supply across extended temperature ranges and long product lifecycles.

Supply support for JM38510/31402B2A includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and high-reliability components for industrial, automotive, and defense markets.

JM38510/31402B2A belongs to TI's military-qualified logic portfolio, designed specifically for applications demanding guaranteed operation across −55°C to +125°C, radiation tolerance, and compliance with MIL-PRF-38535 Class B requirements.

FAQ

What is the maximum recommended external timing resistance for JM38510/31402B2A?

The maximum recommended external timing resistance for JM38510/31402B2A is 30 kΩ, as specified in the SN54221 timing requirements table. Using R_ext > 30 kΩ may degrade pulse-width stability and increase sensitivity to leakage currents, especially at high temperature. For designs requiring longer pulses, increase C_ext within the 0–1000 µF range instead of exceeding R_ext limits. JM38510/31402B2A maintains jitter-free operation only within this validated resistor range.

Does JM38510/31402B2A support retriggering during an active output pulse?

No, JM38510/31402B2A does not support retriggering during an active output pulse. Once triggered, the output remains active for the full duration determined by R_ext and C_ext, and subsequent A or B input transitions are ignored until the pulse completes or is terminated by the overriding clear (CLR) input. This non-retriggerable behavior is inherent to its latch-based monostable architecture and is confirmed in the FUNCTION TABLE and description text. JM38510/31402B2A must be used in applications where single-shot timing is required.

Can JM38510/31402B2A be substituted for SN54123 in existing designs?

Yes, JM38510/31402B2A can be substituted for SN54123 in systems not using retriggering, provided R_ext and C_ext values are adjusted and capacitor polarity is reversed, as explicitly stated in the datasheet. Pin assignments are identical, and electrical/switching characteristics are virtually identical. However, JM38510/31402B2A operates over −55°C to +125°C versus SN54123's −55°C to +125°C (same range), but with enhanced pulse stability and Schmitt-trigger noise immunity. JM38510/31402B2A is a drop-in replacement only for non-retriggering configurations.

What is the typical input hysteresis voltage for the B input of JM38510/31402B2A?

The typical input hysteresis voltage for the B input of JM38510/31402B2A is approximately 0.7 V, calculated as the difference between V_T+ (1.55 V) and V_T− (0.8 V) at minimum V_CC, per the SN54221 electrical characteristics table. This hysteresis enables reliable jitter-free triggering from input signals with slew rates as low as 1 V/s and provides 1.2 V typical noise immunity. JM38510/31402B2A leverages this Schmitt-trigger behavior to reject EMI in high-noise military environments.

Is JM38510/31402B2A RoHS compliant?

No, JM38510/31402B2A is not RoHS compliant. As documented in the Package Option Addendum, its lead finish is SNPB (tin-lead), and RoHS status is marked "No". This reflects its qualification under MIL-PRF-38535 for military and aerospace applications where tin-lead solderability, thermal fatigue resistance, and proven field reliability take precedence over RoHS directives. JM38510/31402B2A is intended for use in exempted high-reliability systems where leaded finishes are permitted and required.

JM38510/31402B2A Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: 54LS

Package/Case:: 20-CLCC

Packaging:: Tube

Product Status:: Active

Logic Type:: Monostable

Independent Circuits:: 2

Schmitt Trigger Input:: No

Propagation Delay:: 50 ns

Current - Output High, Low:: 4mA, 400µA

Voltage - Supply:: 4.5 V ~ 5.5 V

Operating Temperature:: -55°C ~ 125°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 20-LCCC (8.89x8.89)

JM38510/31402B2A FAQ

1.How can I place an order for JM38510/31402B2A through Aetrix?

Please submit a Request for Quotation (RFQ) for JM38510/31402B2A on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for JM38510/31402B2A reliable?

The price and inventory of JM38510/31402B2A are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for JM38510/31402B2A is usually 5 days.

3.What payment methods are accepted for JM38510/31402B2A?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for JM38510/31402B2A transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for JM38510/31402B2A?

JM38510/31402B2A orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your JM38510/31402B2A order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for JM38510/31402B2A?

For technical support, including JM38510/31402B2A datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your JM38510/31402B2A requirements.

6.How does Aetrix verify that JM38510/31402B2A is sourced from the original manufacturer or authorized distributors?

All JM38510/31402B2A products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that JM38510/31402B2A meets industry standards.

7.What is the process for return or replacement of JM38510/31402B2A?

All JM38510/31402B2A units undergo pre-shipment inspection (PSI). If there is an issue with JM38510/31402B2A, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The JM38510/31402B2A part is unused and in its original packaging.

Return procedure for JM38510/31402B2A:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…