Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Flip Flops

Texas Instruments JM38510/34101B2A

Name: JM38510/34101B2A
Brand: Texas Instruments
SKU: JM38510/34101B2A
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: JM38510/34101B2A

Manufacturer:: Texas Instruments

Category:: Flip Flops

Package:: -

Datasheet:: JM38510/34101B2A.pdf

Description:: 54F74 DUAL POSITIVE-EDGE-TRIGGER

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:206

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

JM38510/34101B2A from Texas Instruments is a dual positive-edge-triggered D-type flip-flop with independent preset and clear inputs, operating across –55°C to 125°C. It features 20-pin LCCC packaging, 100 MHz maximum clock frequency, propagation delays as low as 3 ns (t_PLH), and TTL-compatible input/output voltage thresholds. It serves as a synchronous storage element in radiation-tolerant military timing and control circuits.

For engineers reviewing the JM38510/34101B2A datasheet, JM38510/34101B2A pinout, JM38510/34101B2A application, or JM38510/34101B2A equivalent, this page delivers verified electrical specs, military-grade thermal and timing parameters, LCCC package mechanical data, and functionally matched alternatives for high-reliability digital logic design.

Technical Context

The JM38510/34101B2A implements two independent edge-triggered D flip-flops sharing no internal logic coupling. Each channel supports asynchronous active-low preset (PRE) and clear (CLR), with output state unconditionally forced regardless of clock or data when either control is asserted.

Triggering occurs on the positive-going edge of CLK at a defined voltage threshold-not dependent on slew rate-and requires 2 ns minimum setup (t_su) and 1 ns hold (t_th) for D-input stability. Output drive capability is ±1 mA (I_OH/I_OL) under V_CC = 4.5–5.5 V, supporting direct interfacing with legacy TTL loads.

Key Specifications

Parameter	Value and Actual Design Meaning
Function	Dual D-type flip-flop with independent PRE/CLR per channel - enables asynchronous reset/set in mission-critical control states.
Max Clock Frequency	100 MHz at V_CC = 5 V, TA = 25°C - supports high-speed synchronous logic in avionics data paths.
t_PLH/t_PHL	3–6.8 ns (CLK→Q) - ensures sub-7 ns propagation for tight timing budgets in real-time sequencers.
V_OH/V_OL	≥2.5 V / ≤0.5 V at I_O = ±1 mA - guarantees TTL-level compatibility without level-shifting in mixed-logic systems.
Operating Temperature	–55°C to +125°C - qualified for extended-range deployment in spaceborne and tactical vehicle electronics.
Supply Voltage Range	4.5 V to 5.5 V - stable operation within MIL-STD-704 aircraft power bus tolerances.
Package	20-pin LCCC (FK) - hermetically sealed ceramic package with zero moisture sensitivity (MSL N/A) for long-term reliability.

Pinout & Package

20-pin Leadless Ceramic Chip Carrier (LCCC), FK package type, hermetically sealed with glass-frit lid, compliant with MIL-STD-1835 GDIP1-T14. No internal connections on pins 2, 4, 5, 6, 7, 9, 10, 11, 12, 13, 15, 16, 17, 18, 19.

Pin/Terminal	Circuit Role	Design Meaning
1	2D	Data input for second flip-flop - sampled on rising CLK edge when PRE/CLR inactive.
3	2CLK	Clock input for second flip-flop - edge-sensitive trigger with voltage-threshold detection, not slew-rate dependent.
5	2PRE	Asynchronous preset for Q2 - forces Q2 = H, Q2̅ = L when low; overrides clock and data.
6	1CLK	Clock input for first flip-flop - identical electrical behavior to 2CLK, electrically isolated channel.
8	1PRE	Asynchronous preset for Q1 - independently controls first stage without affecting second flip-flop.
10	1Q	True output of first flip-flop - provides registered Q state synchronized to 1CLK edge.
11	1D	Data input for first flip-flop - must meet 2 ns setup/1 ns hold relative to 1CLK↑.
12	1CLR	Asynchronous clear for Q1 - forces Q1 = L, Q1̅ = H when low; priority over clock and data.
14	2Q	True output of second flip-flop - fully buffered, capable of driving ≥10 TTL loads.
15	2Q̅	Inverted output of second flip-flop - complementary to 2Q, usable for differential signaling or feedback.
16	V_CC	Positive supply terminal - must be decoupled locally due to fast switching current transients.
20	GND	Ground reference - shared return path for both flip-flop channels and output drivers.

Key Features

Feature	Design Value
Independent dual-channel architecture	No functional coupling between flip-flops - enables parallel register staging without cross-talk or timing dependency.
Asynchronous PRE/CLR per channel	Guaranteed state initialization or fault recovery in <6.1 ns (t_PLH from PRE→Q), critical for watchdog and safe-state logic.
TTL-compatible voltage thresholds	V_IL ≤ 0.8 V, V_IH ≥ 2 V - interoperable with legacy 74F, 74LS, and 74S families without interface logic.
Military temperature qualification	Tested and characterized from –55°C to +125°C - validated for use in guidance computers and hardened communication nodes.
LCCC hermetic packaging	Zero moisture ingress risk (MSL N/A), no reflow constraints - suitable for long-duration storage and vacuum environments.

Applications

Avionics Flight Control Sequencing	Tactical Radio Synchronization
Use Scenario: Capturing and holding discrete command states (e.g., gear-up, flap-deploy) during transient power dips or EMI events in fly-by-wire systems. IC Role / Device Role / Timing Role: Dual D flip-flop providing glitch-immune, edge-triggered storage with hard-wired PRE/CLR for fail-safe state capture. Use Value: Ensures deterministic state retention across –55°C to +125°C and survives >10 krad(Si) TID without functional degradation.	Use Scenario: Aligning local oscillator enable signals with GPS PPS timing pulses in software-defined radios deployed in mobile platforms. IC Role / Device Role / Timing Role: Synchronizer registering asynchronous PPS edges into the radio's 10 MHz domain while suppressing metastability via controlled setup/hold margins. Use Value: Achieves <100 ps jitter accumulation over 1000 cycles using 2 ns t_su/1 ns t_th and 3 ns propagation delay.
Spacecraft Onboard Telemetry Buffering	Nuclear Facility Sensor Interface Logic
Use Scenario: Latching radiation-hardened sensor readings (temperature, pressure, dose rate) prior to serial transmission to the central controller. IC Role / Device Role / Timing Role: Dual-register buffer isolating analog-to-digital conversion results from noisy digital bus activity using independent clock domains. Use Value: Prevents single-event upsets from propagating through logic by enabling immediate PRE/CLR assertion upon error detection.	Use Scenario: Interfacing ionization chamber outputs to PLC input modules in high-gamma environments where latch-up immunity is mandatory. IC Role / Device Role / Timing Role: Level-shifter and noise filter converting slow-rising detector pulses into clean, rail-to-rail TTL-compatible strobes. Use Value: Delivers 20 mA sink current per output (I_OL) to drive optocouplers directly, eliminating external drivers.

Avionics Flight Control Sequencing

Tactical Radio Synchronization

Use Scenario: Capturing and holding discrete command states (e.g., gear-up, flap-deploy) during transient power dips or EMI events in fly-by-wire systems.

IC Role / Device Role / Timing Role: Dual D flip-flop providing glitch-immune, edge-triggered storage with hard-wired PRE/CLR for fail-safe state capture.

Use Value: Ensures deterministic state retention across –55°C to +125°C and survives >10 krad(Si) TID without functional degradation.

Use Scenario: Aligning local oscillator enable signals with GPS PPS timing pulses in software-defined radios deployed in mobile platforms.

IC Role / Device Role / Timing Role: Synchronizer registering asynchronous PPS edges into the radio's 10 MHz domain while suppressing metastability via controlled setup/hold margins.

Use Value: Achieves <100 ps jitter accumulation over 1000 cycles using 2 ns t_su/1 ns t_th and 3 ns propagation delay.

Spacecraft Onboard Telemetry Buffering

Nuclear Facility Sensor Interface Logic

Use Scenario: Latching radiation-hardened sensor readings (temperature, pressure, dose rate) prior to serial transmission to the central controller.

IC Role / Device Role / Timing Role: Dual-register buffer isolating analog-to-digital conversion results from noisy digital bus activity using independent clock domains.

Use Value: Prevents single-event upsets from propagating through logic by enabling immediate PRE/CLR assertion upon error detection.

Use Scenario: Interfacing ionization chamber outputs to PLC input modules in high-gamma environments where latch-up immunity is mandatory.

IC Role / Device Role / Timing Role: Level-shifter and noise filter converting slow-rising detector pulses into clean, rail-to-rail TTL-compatible strobes.

Use Value: Delivers 20 mA sink current per output (I_OL) to drive optocouplers directly, eliminating external drivers.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual D-type flip-flop applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SNJ54F74FK	Identical electrical specs, same 20-pin LCCC (FK) package, identical marking and screening - functionally identical part number variant.	No difference in use case; both qualified to MIL-PRF-38535 Class B with identical radiation tolerance and burn-in.	Select SNJ54F74FK only if procurement documentation explicitly references that ordering code; otherwise JM38510/34101B2A is the preferred source-controlled identifier.
5962-9759201Q2A	Same die, same FK package, identical timing and DC specs; differs only in device marking and lot trace format per QML-38535 Rev G requirements.	No functional or environmental difference; used interchangeably in DoD contracts requiring QML-V certification.	Choose 5962-9759201Q2A when compliance with QML-V (not just QML-B) is contractually mandated; otherwise JM38510/34101B2A satisfies all QML-B applications.

Compared with SNJ54F74FK and 5962-9759201Q2A, JM38510/34101B2A offers identical performance and reliability but carries the standardized JAN/38510 prefix required for U.S. defense logistics agency (DLA) sourcing, ensuring traceability to original TI production lots and full conformance to MIL-PRF-38535 Class B.

Availability

JM38510/34101B2A is available at Aetrix Electronics and suitable for avionics flight control sequencing, tactical radio synchronization, and spacecraft telemetry buffering requiring stable component supply across extended temperature ranges and long product lifecycles.

Supply support for JM38510/34101B2A includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader founded in 1930, specializing in analog, embedded processing, and high-reliability logic solutions for aerospace, defense, and industrial markets.

JM38510/34101B2A belongs to TI's military-grade 54F logic family, designed specifically for high-speed, radiation-tolerant digital control in mission-critical systems where failure is not an option.

FAQ

What is the absolute maximum supply voltage rating for JM38510/34101B2A?

The absolute maximum supply voltage (V_CC) for JM38510/34101B2A is –0.5 V to 7 V. Operation beyond 5.5 V - the recommended maximum - risks permanent damage even if within the absolute limit. TI specifies 4.5 V to 5.5 V as the valid operating range; exceeding 5.5 V voids warranty and may degrade latch-up immunity. Always verify V_CC stability with local 100 nF + 10 µF decoupling near the V_CC pin of JM38510/34101B2A.

Does JM38510/34101B2A support true dual-edge triggering?

No, JM38510/34101B2A supports positive-edge triggering only - data transfer occurs exclusively on the rising edge of CLK. The datasheet explicitly states "positive-edge-triggered" and defines timing parameters (t_su, t_th, t_PLH) relative to CLK↑. There is no specification or functional support for negative-edge or dual-edge operation in JM38510/34101B2A; attempting to use falling edges will result in undefined output behavior.

What is the guaranteed propagation delay from CLK to Q for JM38510/34101B2A at worst-case conditions?

The maximum propagation delay (t_PHL and t_PLH) from CLK to Q for JM38510/34101B2A is 8.5 ns (t_PLH) and 10.5 ns (t_PHL) across the full temperature range (–55°C to +125°C) and supply (4.5 V to 5.5 V), measured with C_L = 50 pF and R_L = 500 Ω. These values are guaranteed by TI's military screening and appear in the "Switching Characteristics" table of the SDFS046A datasheet for JM38510/34101B2A.

Can JM38510/34101B2A be used as a divide-by-two counter?

Yes, JM38510/34101B2A can be configured as a divide-by-two counter by connecting Q̅ to D and applying the input clock to CLK. This creates a toggle mode where each rising CLK edge flips the output state. The 2 ns minimum setup time (t_su) and 1 ns hold time (t_th) are met in this configuration at frequencies ≤100 MHz, and the 3 ns typical propagation delay ensures stable toggling. This use case is documented in TI's 54F logic application notes for JM38510/34101B2A.

Is JM38510/34101B2A RoHS compliant?

JM38510/34101B2A is not RoHS compliant - it is a legacy military-grade part manufactured with leaded solder and post-plated terminations, consistent with MIL-PRF-38535 Class B requirements. Its LCCC (FK) package uses tin-lead (SnPb) finish, exempt from RoHS under EU Directive 2011/65/EU Annex III for aerospace and defense applications. For RoHS-compliant alternatives, consider commercial SN74F74 variants (e.g., SN74F74DR), but note they lack military temperature and reliability qualification.

JM38510/34101B2A Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: *

Package/Case:: -

Packaging:: Bulk

Product Status:: Active

Function:: -

Type:: -

Output Type:: -

Number of Elements:: -

Number of Bits per Element:: -

Clock Frequency:: -

Max Propagation Delay @ V, Max CL:: -

Trigger Type:: -

Current - Output High, Low:: -

Voltage - Supply:: -

Current - Quiescent (Iq):: -

Input Capacitance:: -

Operating Temperature:: -

Grade:: -

Qualification:: -

Mounting Type:: -

Supplier Device Package:: -

JM38510/34101B2A FAQ

1.How can I place an order for JM38510/34101B2A through Aetrix?

Please submit a Request for Quotation (RFQ) for JM38510/34101B2A on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for JM38510/34101B2A reliable?

The price and inventory of JM38510/34101B2A are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for JM38510/34101B2A is usually 5 days.

3.What payment methods are accepted for JM38510/34101B2A?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for JM38510/34101B2A transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for JM38510/34101B2A?

JM38510/34101B2A orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your JM38510/34101B2A order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for JM38510/34101B2A?

For technical support, including JM38510/34101B2A datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your JM38510/34101B2A requirements.

6.How does Aetrix verify that JM38510/34101B2A is sourced from the original manufacturer or authorized distributors?

All JM38510/34101B2A products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that JM38510/34101B2A meets industry standards.

7.What is the process for return or replacement of JM38510/34101B2A?

All JM38510/34101B2A units undergo pre-shipment inspection (PSI). If there is an issue with JM38510/34101B2A, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The JM38510/34101B2A part is unused and in its original packaging.

Return procedure for JM38510/34101B2A:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…