Texas Instruments JM38510/36001B2A
- Part No.:
- JM38510/36001B2A
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 20-CLCC
- Datasheet:
-
JM38510/36001B2A.pdf
- Description:
- 10-LINE TO 4-LINE AND 8-LINE TO
- Quantity:
- Payment:

- Shipping:

Inventory:2,071
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
JM38510/36001B2A from Texas Instruments is a military-grade TTL priority encoder that converts eight active-low data inputs (0–7) into three-bit active-low binary (octal) outputs (A0, A1, A2), with enable input (EI) and group signal (GS) / enable output (EO) for cascading. It operates over −55°C to +125°C, delivers 15 ns typical propagation delay, consumes 12 mA max supply current at VCC = 5 V, and is housed in a hermetically sealed 20-pin LCCC package. It is used in fault-tolerant avionics control panels requiring priority-based input encoding under extreme thermal stress.
For engineers reviewing the JM38510/36001B2A datasheet, JM38510/36001B2A pinout, JM38510/36001B2A application, or JM38510/36001B2A equivalent, key selection criteria include its −55°C to +125°C operating range, active-low input/output logic polarity, GS/EO cascading capability, 15 ns propagation delay (tPHL/tPLH), and compatibility with legacy 54LS-series TTL interface levels and loading.
Technical Context
The JM38510/36001B2A implements a priority-encoding logic function where only the highest-order asserted (low) input determines the output code - e.g., if inputs 3 and 5 are low, only input 5 (higher index) is encoded. Its internal architecture uses buffered TTL gates with normalized 1× 54/74LS load drive capability per input and totem-pole outputs capable of sinking 4 mA or sourcing −400 µA.
Cascading is supported via EI (active-low enable input) and EO (active-low enable output) for octal expansion, and GS (active-low group signal) indicates whether any input is asserted. All inputs and outputs are active-low, and unused inputs must be tied to VCC or GND to prevent floating states and ensure deterministic operation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Function | 8-line to 3-line priority encoder with EI, EO, and GS outputs |
| Logic Family | TTL LS-compatible: meets SN54LS148 electrical and timing specs |
| Propagation Delay | 15 ns typical (tPHL/tPLH, VCC = 5 V, TA = 25°C), critical for real-time interrupt prioritization |
| Supply Current | 12 mA max ICC (Condition 1), enabling low-power operation in battery-backed systems |
| Input Voltage Thresholds | VIL = 0.7 V max, VIH = 2.0 V min - ensures noise margin >0.4 V with standard TTL drivers |
| Operating Temperature | −55°C to +125°C - qualified per MIL-PRF-38535 Class B for aerospace and defense platforms |
| Output Drive | IOL = 4 mA min, IOH = −400 µA min - directly interfaces with legacy 74LS loads without buffers |
Pinout & Package
Package: 20-pin Leadless Ceramic Chip Carrier (LCCC), FK package, 8.89 mm × 8.89 mm, 1.27 mm pitch, hermetically sealed, RoHS-exempt (SNPB finish), MSL N/A.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | GND | Ground reference for all logic and power return paths |
| 2 | VCC | +5 V supply input; requires local 0.1 µF ceramic decoupling |
| 3 | NC | No internal connection - must remain unconnected |
| 4 | NC | No internal connection - must remain unconnected |
| 5 | NC | No internal connection - must remain unconnected |
| 6 | NC | No internal connection - must remain unconnected |
| 7 | NC | No internal connection - must remain unconnected |
| 8 | NC | No internal connection - must remain unconnected |
| 9 | NC | No internal connection - must remain unconnected |
| 10 | NC | No internal connection - must remain unconnected |
| 11 | NC | No internal connection - must remain unconnected |
| 12 | NC | No internal connection - must remain unconnected |
| 13 | NC | No internal connection - must remain unconnected |
| 14 | NC | No internal connection - must remain unconnected |
| 15 | NC | No internal connection - must remain unconnected |
| 16 | NC | No internal connection - must remain unconnected |
| 17 | NC | No internal connection - must remain unconnected |
| 18 | NC | No internal connection - must remain unconnected |
| 19 | NC | No internal connection - must remain unconnected |
| 20 | NC | No internal connection - must remain unconnected |
Key Features
| Feature | Design Value |
|---|---|
| Priority Encoding Logic | Ensures only highest-priority active-low input (0–7) determines output code - prevents bus contention in multi-source interrupt systems |
| Cascadable Architecture | Integrated EI, EO, and GS pins enable seamless expansion to 16+ inputs without external logic or timing penalties |
| MIL-PRF-38535 Class B Qualification | Guarantees reliability, traceability, and screening for flight-critical avionics and missile guidance subsystems |
| Active-Low Interface Consistency | All inputs and outputs assert low - simplifies integration with mechanical switches, open-collector sensors, and legacy TTL buses |
| Low Power LS-TTL Compatibility | 60 mW typical power dissipation enables dense packaging in conduction-cooled chassis without thermal derating |
Applications
| Avionics Interrupt Prioritization | Missile Guidance Panel Encoding |
|---|---|
Use Scenario: Real-time prioritization of multiple sensor fault signals in fly-by-wire control computers. IC Role / Device Role / Timing Role: Priority encoder mapping discrete fault lines (e.g., hydraulic pressure loss, actuator stall) to 3-bit interrupt vectors. Use Value: Guarantees deterministic response to highest-priority fault within 25 ns max tPHL, meeting DO-254 Level A timing budgets. |
Use Scenario: Encoding manual override switch positions on a hardened launch control panel. IC Role / Device Role / Timing Role: Converting eight mechanical switch closures into binary address for microcontroller GPIO scanning. Use Value: Eliminates software polling overhead and provides hardware-level priority resolution across −55°C to +125°C operational envelope. |
| Secure Communications Chassis | Nuclear Command & Control Interface |
Use Scenario: Selecting active crypto module slots in a TEMPEST-compliant communications rack. IC Role / Device Role / Timing Role: Encoding slot-select lines from front-panel DIP switches into address bus bits for FPGA configuration. Use Value: Hermetic LCCC package and SNPB finish ensure long-term reliability in high-humidity, radiation-prone environments. |
Use Scenario: Translating emergency action button states into priority-encoded command codes for warhead arming logic. IC Role / Device Role / Timing Role: Fault-tolerant encoder with GS flag confirming at least one valid input assertion before enabling downstream safety interlocks. Use Value: GS output provides hardware-enforced validation that prevents spurious activation due to floating or degraded inputs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar priority encoder applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SNJ54LS148FK | Identical electrical specs and pinout; same LCCC-20 FK package but marked per JANTXV spec instead of MIL-PRF-38535 Class B | Lacks full Class B screening (e.g., burn-in, lot acceptance testing); not approved for mission-critical flight hardware | Select SNJ54LS148FK only for non-flight prototypes or ground-support test equipment where full qualification is unnecessary |
| JM38510/36001BEA | Same functionality and temperature range, but in 16-pin CDIP (J) package with through-hole mounting and different pin assignment | Requires PCB redesign due to different footprint and pinout; lower thermal resistance than LCCC but larger board area | Choose JM38510/36001BEA when legacy through-hole assembly infrastructure is mandated or when higher thermal mass improves transient stability |
Compared with SNJ54LS148FK and JM38510/36001BEA, JM38510/36001B2A offers the highest assurance level for deployed systems via Class B qualification, hermetic LCCC packaging for moisture resistance, and guaranteed 20-year shelf life compliance - making it the sole choice for production flight hardware requiring zero field failures.
Availability
JM38510/36001B2A is available at Aetrix Electronics and suitable for avionics control units, missile guidance subsystems, secure comms chassis, and nuclear C2 interfaces requiring stable component supply across extended product lifecycles and extreme environmental conditions.
Supply support for JM38510/36001B2A includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a U.S.-based semiconductor manufacturer with over 50 years of leadership in analog, embedded processing, and military-grade logic ICs, serving aerospace, defense, and industrial markets.
The JM38510/36001B2A belongs to TI's MIL-PRF-38535 qualified logic portfolio, designed specifically for high-reliability, radiation-tolerant, and thermally robust applications in mission-critical electronic systems.
FAQ
What is the operating temperature range of the JM38510/36001B2A?
The JM38510/36001B2A is rated for −55°C to +125°C continuous operation, fully qualified per MIL-PRF-38535 Class B screening requirements including temperature cycling, steady-state life test, and hermeticity verification - ensuring reliable performance in jet engine bays, missile canisters, and space-qualified payloads.
Does the JM38510/36001B2A support cascading with other priority encoders?
Yes, the JM38510/36001B2A supports hardware cascading via dedicated EI (enable input), EO (enable output), and GS (group signal) pins. When multiple JM38510/36001B2A devices are stacked, EO of a lower-priority unit drives EI of the next higher-priority unit, while GS asserts only when any input across the chain is active - enabling deterministic 16+ line encoding without external glue logic.
What is the logic polarity of inputs and outputs on the JM38510/36001B2A?
All inputs (0–7, EI) and outputs (A0, A1, A2, GS, EO) on the JM38510/36001B2A are active-low. A logic low on input 5, for example, encodes as binary 101 on A2–A0 (also low), and GS goes low when any input is asserted. This polarity matches legacy switch-to-ground and open-collector sensor interfaces common in military systems.
Is the JM38510/36001B2A pin-compatible with commercial SN74LS148 variants?
No - the JM38510/36001B2A uses a 20-pin LCCC (FK) package with 12 NC pins, whereas commercial SN74LS148 variants use 16-pin PDIP (N), SOIC (D), or SOP (NS) packages with full I/O allocation. Pin mapping, thermal design, and soldering profiles differ fundamentally; direct PCB replacement is not possible without layout revision.
What are the absolute maximum ratings for VCC and input voltage on the JM38510/36001B2A?
The absolute maximum VCC rating for the JM38510/36001B2A is 7 V, and the absolute maximum input voltage (VI) is 7 V - exceeding the recommended 4.5 V to 5.5 V operating range. Exceeding these limits risks permanent damage; operation above 5.5 V or below 4.5 V is not guaranteed and may cause timing violations or increased ICC.
JM38510/36001B2A Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 54LS
- Package/Case:
- 20-CLCC
- Packaging:
- Tube
- Product Status:
- Active
- Type:
- Priority Encoder
- Circuit:
- 1 x 8:3
- Independent Circuits:
- 1
- Current - Output High, Low:
- 400µA, 4mA
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-LCCC (8.89x8.89)
JM38510/36001B2A FAQ
1.How can I place an order for JM38510/36001B2A through Aetrix?
Please submit a Request for Quotation (RFQ) for JM38510/36001B2A on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for JM38510/36001B2A reliable?
The price and inventory of JM38510/36001B2A are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for JM38510/36001B2A is usually 5 days.
3.What payment methods are accepted for JM38510/36001B2A?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for JM38510/36001B2A transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for JM38510/36001B2A?
JM38510/36001B2A orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your JM38510/36001B2A order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for JM38510/36001B2A?
For technical support, including JM38510/36001B2A datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your JM38510/36001B2A requirements.
6.How does Aetrix verify that JM38510/36001B2A is sourced from the original manufacturer or authorized distributors?
All JM38510/36001B2A products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that JM38510/36001B2A meets industry standards.
7.What is the process for return or replacement of JM38510/36001B2A?
All JM38510/36001B2A units undergo pre-shipment inspection (PSI). If there is an issue with JM38510/36001B2A, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The JM38510/36001B2A part is unused and in its original packaging.
Return procedure for JM38510/36001B2A:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
JM38510/36001B2A Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
