Texas Instruments JM38510/36001BEA
- Part No.:
- JM38510/36001BEA
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 16-CDIP (0.300", 7.62mm)
- Datasheet:
-
JM38510/36001BEA.pdf
- Description:
- 10-LINE TO 4-LINE AND 8-LINE TO
- Quantity:
- Payment:

- Shipping:

Inventory:4,777
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
JM38510/36001BEA from Texas Instruments is a military-grade TTL priority encoder that converts eight active-low data inputs (0–7) into three-bit active-low binary (octal) outputs (A0, A1, A2), with enable input (EI) and group-select (GS) and enable-output (EO) flags. It operates across −55°C to +125°C, delivers 15 ns typical propagation delay, consumes 12 mA max supply current at 5 V, and is used in fault-tolerant avionics input conditioning and missile launch control signal encoding.
For engineers reviewing the JM38510/36001BEA datasheet, JM38510/36001BEA pinout, JM38510/36001BEA application, or JM38510/36001BEA equivalent, key selection criteria include its −55°C to +125°C operating range, CDIP-16 hermetic package, priority-encoding logic with cascading capability via EI/EO, and compatibility with legacy 54LS logic families in safety-critical analog-to-digital interface stages.
Technical Context
The JM38510/36001BEA implements combinational priority encoding where only the highest-order asserted (low) input determines output state; all inputs and outputs are active-low. Its internal architecture includes buffered TTL inputs with 18 kΩ nominal pull-up resistance (except inputs 1–7: 9 kΩ), totem-pole outputs capable of sinking 4 mA, and dedicated cascading logic enabling multi-stage octal expansion without external gates.
It features dual status outputs: GS (Group Select) goes low when any input is asserted, and EO (Enable Output) goes low when EI is low and all inputs are high - both critical for chaining encoders in large-scale keyboard or sensor-matrix systems. Timing behavior is characterized under CL = 15 pF / RL = 2 kΩ load conditions per MIL-STD-883.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Function | 8-line to 3-line priority encoder with EI, EO, and GS outputs |
| Logic Family | TTL LS (Low-power Schottky), compatible with 54LS series |
| Propagation Delay | 15 ns typical (tPHL/tPLH, EI→A0/A1/A2), supports ≤33 MHz burst operation |
| Supply Voltage | 4.5 V to 5.5 V - stable operation across wide military rail tolerances |
| Input Thresholds | VIL = 0.7 V max, VIH = 2.0 V min - ensures noise margin >0.4 V in noisy environments |
| Output Drive | IOL = 4 mA min (VOL ≤ 0.4 V), IOH = −400 µA max - directly interfaces with 74LS inputs |
| Operating Temp | −55°C to +125°C - qualified per MIL-PRF-38535 Class B for flight-critical use |
Pinout & Package
Package: 16-pin Ceramic Dual-In-Line Package (CDIP-J), hermetically sealed, lead finish SNPB, RoHS-exempt, MSL N/A.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Input 0 | Low-active data input; highest priority in octal encoding sequence |
| 2 | Input 1 | Low-active data input; second-highest priority |
| 3 | Input 2 | Low-active data input; third-highest priority |
| 4 | Input 3 | Low-active data input; fourth-highest priority |
| 5 | Input 4 | Low-active data input; fifth-highest priority |
| 6 | Input 5 | Low-active data input; sixth-highest priority |
| 7 | Input 6 | Low-active data input; seventh-highest priority |
| 8 | Input 7 | Low-active data input; lowest priority in 8-input set |
| 9 | Ground (GND) | Signal reference plane; must be low-impedance connection in mixed-signal layouts |
| 10 | VCC | +5 V power supply; requires local 0.1 µF ceramic decoupling adjacent to pin |
| 11 | EO (Enable Output) | Active-low cascading output; goes low when EI is low and all inputs are high |
| 12 | A0 | LSB of 3-bit binary output; active-low, encodes bit-0 of selected input |
| 13 | A1 | Bit-1 of 3-bit binary output; active-low, encodes bit-1 of selected input |
| 14 | A2 | MSB of 3-bit binary output; active-low, encodes bit-2 of selected input |
| 15 | GS (Group Select) | Active-low flag; goes low whenever any input (0–7) is asserted |
| 16 | EI (Enable Input) | Active-low master enable; disables encoding and forces GS/EO high when high |
Key Features
| Feature | Design Value |
|---|---|
| Priority Encoding Logic | Ensures only highest-priority asserted input determines output - eliminates bus contention in multi-source systems |
| Cascadable Architecture | EI and EO pins allow stacking multiple JM38510/36001BEA devices for >8-input systems without external logic |
| Military Temperature Range | Qualified from −55°C to +125°C per MIL-PRF-38535, enabling deployment in jet engine bays and space-rated subsystems |
| Hermetic CDIP Package | Sealed ceramic body prevents moisture ingress and outgassing - required for long-term reliability in vacuum or high-humidity missions |
| Low-Power LS Compatibility | 60 mW typical power dissipation enables dense packaging in conduction-cooled avionics chassis |
Applications
| Avionics Keyboard Interface | Missile Launch Control Panel |
|---|---|
|
Use Scenario: Encoding pilot input from 32-key membrane keypad in cockpit display unit. IC Role / Device Role / Timing Role: Priority encoder translating keypresses into 5-bit address for microcontroller scan cycle. Use Value: Guarantees single-key resolution during simultaneous press events; GS flag signals valid keypress to interrupt controller. |
Use Scenario: Converting discrete arming switch states into encoded command word for flight termination system. IC Role / Device Role / Timing Role: Fault-tolerant input conditioner generating validated octal code before safety-critical decision logic. Use Value: EO/GS dual-flagging provides cross-checked readiness indication; −55°C to +125°C rating sustains operation during rocket motor ignition transient. |
| Radar System Front-End | Satellite Telemetry Multiplexer |
|
Use Scenario: Digitizing antenna position switch bank outputs in ground-based tracking radar. IC Role / Device Role / Timing Role: Real-time priority encoder feeding azimuth/elevation resolver interface. Use Value: 15 ns propagation delay ensures sub-microsecond response to mechanical switch bounce; CDIP package withstands vibration-induced solder fatigue. |
Use Scenario: Encoding telemetry channel select lines in radiation-hardened satellite payload controller. IC Role / Device Role / Timing Role: Radiation-tolerant octal encoder routing sensor data streams to downlink transmitter. Use Value: Hermetic seal prevents ionizing radiation-induced leakage path formation; GS flag triggers error logging on invalid input states. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar priority encoder applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SNJ54LS148J | Identical electrical specs and pinout; same CDIP-16 package but non-QML-38535 (Class S vs Class B) | Lacks full MIL-PRF-38535 Class B qualification; not approved for flight hardware in DoD programs | Select SNJ54LS148J only for ground-test or non-flight prototype use where full qualification is not mandated. |
| JM38510/36001BFA | Same function and spec, but in CFP-16 metal-ceramic package with higher thermal conductivity (θJA ≈ 45°C/W vs 67°C/W) | Better suited for conduction-cooled modules with tight thermal budgets; larger footprint than CDIP | Choose JM38510/36001BFA when board-level thermal resistance exceeds 50°C/W and forced-air cooling is unavailable. |
Compared with SNJ54LS148J and JM38510/36001BFA, JM38510/36001BEA offers the optimal balance of QML Class B certification, CDIP-16 footprint compatibility with legacy layouts, and proven field reliability in deployed aerospace platforms - making it the default choice for new flight design insertions.
Availability
JM38510/36001BEA is available at Aetrix Electronics and suitable for avionics subsystem integration, missile guidance electronics, and satellite telemetry conditioning requiring stable component supply over extended production lifecycles.
Supply support for JM38510/36001BEA includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a U.S.-based semiconductor manufacturer specializing in high-reliability analog and logic products for defense, aerospace, and industrial markets.
The JM38510/36001BEA belongs to TI's QML-38535 Class B military logic family, engineered specifically for deterministic signal encoding in safety-critical real-time control systems where failure modes must be bounded and verified.
FAQ
What is the operating temperature range certified for JM38510/36001BEA?
JM38510/36001BEA is fully qualified per MIL-PRF-38535 Class B for continuous operation from −55°C to +125°C. This range is verified through temperature cycling, steady-state burn-in, and parametric testing at extremes - ensuring reliable performance in jet engine compartments, space vehicle bays, and desert-deployed ground stations. The CDIP package contributes to this rating via hermetic sealing and coefficient-of-thermal-expansion matching.
Does JM38510/36001BEA support cascading with other priority encoders?
Yes, JM38510/36001BEA supports direct cascading using its EI (Enable Input) and EO (Enable Output) pins. When EO of a lower-priority stage is connected to EI of a higher-priority stage, the chain automatically selects the highest-priority asserted input across all devices. This eliminates need for external gating logic and preserves timing integrity - a feature confirmed in TI's SDLS053B datasheet Figure 3 and functional table.
What is the maximum fan-out capability of JM38510/36001BEA outputs?
JM38510/36001BEA outputs can drive up to 20 standard 74LS inputs (per TI's "normalized Series 54/74LS load" specification). This is enabled by its totem-pole output structure rated for IOL = 4 mA minimum and IOH = −400 µA maximum. The 120 Ω typical output impedance (per SDLS053B, page 6) ensures clean signal edges into capacitive loads up to 15 pF - sufficient for backplane routing in legacy avionics crates.
How does the GS (Group Select) output behave during input transients?
The GS output of JM38510/36001BEA goes low whenever any input (0–7) is low, but may exhibit brief glitches during simultaneous input transitions due to internal gate delays. TI's Application Information section (page 13) explicitly warns that "wrong addresses can appear during input transients" and recommends strobing outputs only after GS has stabilized - a design practice critical for avoiding spurious commands in launch control systems.
Is JM38510/36001BEA RoHS-compliant?
No, JM38510/36001BEA uses SnPb (tin-lead) lead finish and is RoHS-exempt per JESD97 and MIL-PRF-38535 requirements. Its exemption is documented in TI's Package Option Addendum (page Addendum-Page 1), where RoHS status is marked "No". This exemption permits continued use in legacy military platforms where Pb-free soldering would compromise joint reliability under thermal shock or vibration stress.
JM38510/36001BEA Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 54LS
- Package/Case:
- 16-CDIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Active
- Type:
- Priority Encoder
- Circuit:
- 1 x 8:3
- Independent Circuits:
- 1
- Current - Output High, Low:
- 400µA, 4mA
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 16-CDIP
JM38510/36001BEA FAQ
1.How can I place an order for JM38510/36001BEA through Aetrix?
Please submit a Request for Quotation (RFQ) for JM38510/36001BEA on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for JM38510/36001BEA reliable?
The price and inventory of JM38510/36001BEA are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for JM38510/36001BEA is usually 5 days.
3.What payment methods are accepted for JM38510/36001BEA?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for JM38510/36001BEA transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for JM38510/36001BEA?
JM38510/36001BEA orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your JM38510/36001BEA order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for JM38510/36001BEA?
For technical support, including JM38510/36001BEA datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your JM38510/36001BEA requirements.
6.How does Aetrix verify that JM38510/36001BEA is sourced from the original manufacturer or authorized distributors?
All JM38510/36001BEA products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that JM38510/36001BEA meets industry standards.
7.What is the process for return or replacement of JM38510/36001BEA?
All JM38510/36001BEA units undergo pre-shipment inspection (PSI). If there is an issue with JM38510/36001BEA, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The JM38510/36001BEA part is unused and in its original packaging.
Return procedure for JM38510/36001BEA:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
JM38510/36001BEA Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
