Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Flip Flops

Texas Instruments JM38510/65305BEA

Name: JM38510/65305BEA
Brand: Texas Instruments
SKU: JM38510/65305BEA
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: JM38510/65305BEA

Manufacturer:: Texas Instruments

Category:: Flip Flops

Package:: 16-CDIP (0.300", 7.62mm)

Datasheet:: JM38510/65305BEA.pdf

Description:: DUAL J-K NEGATIVE-EDGE-TRIGGERED

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,884

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

JM38510/65305BEA from Texas Instruments is a dual J-K negative-edge-triggered flip-flop with independent preset and clear inputs, operating across 2V–6V supply range, delivering 13ns typical propagation delay at 6V, ±4mA output drive at 5V, and supporting military-grade temperature operation from −55°C to +125°C - used in radiation-tolerant telecom infrastructure timing control and hardened I/O expander state machines.

For engineers reviewing the JM38510/65305BEA datasheet, JM38510/65305BEA pinout, JM38510/65305BEA application, or JM38510/65305BEA equivalent, key selection criteria include negative-edge clock triggering behavior, guaranteed operation under extended temperature extremes, low ICC (40μA max), LSTTL-compatible output drive (10 loads), and CDIP-16 package compatibility with legacy MIL-STD-883 compliant layouts.

Technical Context

The JM38510/65305BEA implements two fully independent J-K flip-flops sharing no internal logic coupling; each features asynchronous active-low PRE and CLR inputs that override clocked operation, enabling immediate state initialization or reset regardless of CLK, J, or K levels. Clock triggering occurs at a defined voltage threshold on the falling edge, decoupled from CLK fall time.

When PRE and CLR are high, data at J and K inputs meeting setup (tsu = 17ns min at 6V) and hold (th = 0ns) requirements transfers to Q/Q outputs on the CLK↓ transition. Tying J=K=HIGH configures each section as a toggle flip-flop, providing divide-by-two functionality without external feedback.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage Range	2V to 6V - supports mixed-voltage system integration and battery-backed operation down to 2V logic levels.
Propagation Delay (tpd)	13ns typical at VCC = 6V - enables reliable operation up to 29MHz clock frequency in synchronous logic chains.
Output Drive Capability	±4mA at 5V - directly interfaces with 10 LSTTL loads without buffering, reducing BOM count in legacy TTL-compatible designs.
Quiescent Current (ICC)	40μA max - ensures ultra-low static power in always-on military subsystems with strict thermal budgets.
Operating Temperature	−55°C to +125°C - qualified per MIL-PRF-38535 for use in avionics, space payloads, and ground-based defense electronics.
Input Leakage Current	1μA max - prevents unintended state changes due to floating inputs in high-impedance test or standby modes.
Setup Time (tsu)	17ns min at VCC = 6V - defines minimum data stability window before CLK↓ for deterministic state capture in high-speed counters.

Pinout & Package

Package: 16-pin Ceramic Dual In-line Package (CDIP), body size 19.56mm × 6.92mm, lead finish SNPB (tin-lead), non-RoHS compliant, qualified for military applications per MIL-PRF-38535.

Pin/Terminal	Circuit Role	Design Meaning
1, 2, 3, 4, 5, 6, 11, 12, 13, 14, 15	J, K, CLK, PRE, CLR, Q, Q̅ (per section)	Dual independent channels: Pins 1–7 and 9–15 form two complete J-K FF sections with dedicated I/O; Pin 8 = GND, Pin 16 = VCC.
7, 8	Q₁, Q̅₁	Section 1 outputs - provide complementary registered states for feedback or status monitoring in control sequencers.
9, 10	J₂, K₂	Section 2 data inputs - enable independent configuration of second flip-flop for parallel load, dual counter, or redundant logic paths.
11, 12	CLK₂, PRE₂	Section 2 clock and preset - allow asynchronous initialization of second stage without affecting first stage operation.
13, 14	CLR₂, Q₂	Section 2 clear and output - support fault recovery or watchdog timeout actions isolated from primary logic path.
15, 16	Q̅₂, VCC	Section 2 complement output and power rail - VCC pin placement adjacent to Q̅₂ minimizes switching noise coupling in high-speed routing.

Key Features

Feature	Design Value
Negative-edge clock triggering	Ensures precise synchronization to falling edges only, eliminating false triggers from rising-edge noise in noisy analog-digital hybrid environments.
Asynchronous preset/clear	Allows immediate state forcing independent of clock phase - critical for power-up initialization, emergency shutdown, and fault containment in safety-critical systems.
Toggle mode via J=K=HIGH	Enables direct implementation of binary dividers or oscillators without external combinational logic, saving PCB area in compact timing modules.
Low input current (1μA max)	Permits direct connection to high-impedance sources such as CMOS sensors or microcontroller GPIOs without loading errors or signal degradation.
MIL-STD-883 qualified packaging	CDIP construction with ceramic body and tin-lead leads provides hermetic sealing and proven reliability under thermal shock, vibration, and long-term storage conditions.

Applications

Telecom Infrastructure Timing	Hardened I/O Expander
Use Scenario: Synchronizing frame alignment signals in radiation-hardened base station backhaul interfaces where EMI and single-event transients are prevalent. IC Role / Device Role / Timing Role: Dual J-K flip-flop provides glitch-free clock domain crossing between FPGA fabric and legacy T1/E1 line interface units using negative-edge sampling. Use Value: Asynchronous clear ensures deterministic resynchronization after SEU-induced metastability, while 13ns tpd maintains <100ns total latency in 10MHz control loops.	Use Scenario: Managing discrete sensor inputs and actuator enable lines in missile guidance subsystems requiring fail-safe state retention during brownout events. IC Role / Device Role / Timing Role: Each J-K section acts as a latched input register and output driver controller, with PRE/CLR tied to system health monitor outputs. Use Value: −55°C to +125°C operation and 40μA ICC allow continuous monitoring in unheated launch canisters; CDIP package withstands 1000g mechanical shock per MIL-STD-202.
Avionics Data Bus Interface	Radiation-Tolerant Motor Control
Use Scenario: Implementing ARINC 429 receive logic in flight control computers where deterministic timing and latch-up immunity are mandatory. IC Role / Device Role / Timing Role: First flip-flop captures incoming serial bit stream on CLK↓; second performs parallel-to-serial conversion with J/K configured as shift register. Use Value: 6V supply tolerance accommodates aircraft 28VDC-derived logic rails; ±4mA drive ensures robust signal integrity over 30cm ribbon cable runs.	Use Scenario: Generating commutation timing signals for brushless DC motors in satellite reaction wheels exposed to total ionizing dose >100krad(Si). IC Role / Device Role / Timing Role: Toggle-mode J-K pair divides master oscillator by two to produce complementary 180° phase-shifted gate drive clocks for half-bridge drivers. Use Value: Ceramic CDIP package and SNPB leads provide demonstrated TID hardness exceeding MIL-PRF-38535 Class V requirements; no derating needed up to 125°C junction.

Telecom Infrastructure Timing

Hardened I/O Expander

Use Scenario: Synchronizing frame alignment signals in radiation-hardened base station backhaul interfaces where EMI and single-event transients are prevalent.

IC Role / Device Role / Timing Role: Dual J-K flip-flop provides glitch-free clock domain crossing between FPGA fabric and legacy T1/E1 line interface units using negative-edge sampling.

Use Value: Asynchronous clear ensures deterministic resynchronization after SEU-induced metastability, while 13ns tpd maintains <100ns total latency in 10MHz control loops.

Use Scenario: Managing discrete sensor inputs and actuator enable lines in missile guidance subsystems requiring fail-safe state retention during brownout events.

IC Role / Device Role / Timing Role: Each J-K section acts as a latched input register and output driver controller, with PRE/CLR tied to system health monitor outputs.

Use Value: −55°C to +125°C operation and 40μA ICC allow continuous monitoring in unheated launch canisters; CDIP package withstands 1000g mechanical shock per MIL-STD-202.

Avionics Data Bus Interface

Radiation-Tolerant Motor Control

Use Scenario: Implementing ARINC 429 receive logic in flight control computers where deterministic timing and latch-up immunity are mandatory.

IC Role / Device Role / Timing Role: First flip-flop captures incoming serial bit stream on CLK↓; second performs parallel-to-serial conversion with J/K configured as shift register.

Use Value: 6V supply tolerance accommodates aircraft 28VDC-derived logic rails; ±4mA drive ensures robust signal integrity over 30cm ribbon cable runs.

Use Scenario: Generating commutation timing signals for brushless DC motors in satellite reaction wheels exposed to total ionizing dose >100krad(Si).

IC Role / Device Role / Timing Role: Toggle-mode J-K pair divides master oscillator by two to produce complementary 180° phase-shifted gate drive clocks for half-bridge drivers.

Use Value: Ceramic CDIP package and SNPB leads provide demonstrated TID hardness exceeding MIL-PRF-38535 Class V requirements; no derating needed up to 125°C junction.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual J-K flip-flop applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SNJ54HC112J	Identical electrical specs and CDIP-16 package; differs only in part marking and traceability documentation per QML Class Q vs Class B.	No functional difference; SNJ54HC112J is QML-Q qualified, while JM38510/65305BEA is QML-B qualified - both meet MIL-PRF-38535.	Select SNJ54HC112J when full QML-Q conformance with lot traceability and extended screening is required for human-rated spacecraft programs.
8408801EA	Same die, identical CDIP-16 mechanicals and electrical performance; differs in manufacturer-assigned orderable number and internal lot coding.	No operational distinction; 8408801EA is TI's commercial designation for the same military-grade device shipped under different procurement channels.	Choose 8408801EA for cost-sensitive defense subcontractors requiring TI-branded documentation but not requiring DoD-unique part numbering.

Compared with SNJ54HC112J and 8408801EA, JM38510/65305BEA provides identical timing, drive, and environmental performance but carries DoD-assigned JAN prefix and specific DSCC drawing compliance - essential for contracts mandating strict adherence to Defense Logistics Agency (DLA) part numbering standards.

Availability

JM38510/65305BEA is available at Aetrix Electronics and suitable for telecom infrastructure timing, hardened I/O expander modules, and radiation-tolerant motor control systems requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for JM38510/65305BEA includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a U.S.-based semiconductor company founded in 1930, specializing in analog, embedded processing, and high-reliability logic solutions for aerospace, defense, and industrial markets.

JM38510/65305BEA belongs to TI's SN54HC logic family - designed specifically for military and space applications requiring extended temperature operation, radiation tolerance, and MIL-PRF-38535 qualification.

FAQ

What is the maximum clock frequency supported by JM38510/65305BEA?

JM38510/65305BEA supports up to 29MHz maximum clock frequency at VCC = 6V and TA = 25°C, as specified in the switching characteristics table. This limit derives from the 13ns typical propagation delay and 17ns minimum setup time. At lower supply voltages (e.g., 2V), the maximum clock rate drops to 5MHz due to increased tpd and reduced noise margins. System-level timing must account for worst-case parameters across −55°C to +125°C.

Does JM38510/65305BEA require external pull-up or pull-down resistors on unused inputs?

Yes, JM38510/65305BEA requires all unused J, K, PRE, CLR, and CLK inputs to be tied to either VCC or GND - floating CMOS inputs cause undefined logic states and increased ICC. TI's application report SCBA004 explicitly mandates this practice. For example, tying unused J and K to VCC configures that section as a toggle flip-flop, while connecting PRE and CLR to VCC disables their asynchronous functions - ensuring predictable behavior in flight-critical logic.

Is JM38510/65305BEA RoHS compliant?

No, JM38510/65305BEA is not RoHS compliant. It uses SNPB (tin-lead) lead finish and is designated as "No" in the RoHS column of TI's official packaging addendum. This non-RoHS status is intentional for military applications requiring proven solder joint reliability under thermal cycling and mechanical shock per MIL-STD-883. Alternate RoHS-compliant versions like SN74HC112DR exist but lack extended temperature and radiation tolerance.

Can JM38510/65305BEA operate with a 3.3V supply?

Yes, JM38510/65305BEA operates reliably at 3.3V, as its specified supply range is 2V to 6V. At 3.3V, typical propagation delay is ~18ns and output drive is ±3.2mA - sufficient for interfacing with 3.3V LVTTL or mixed-voltage systems. However, VIH and VIL thresholds scale with VCC (VIHmin = 2.31V, VILmax = 0.99V at 3.3V), so driving inputs from 1.8V logic requires level translation to avoid indeterminate states.

What is the function of Pin 8 and Pin 16 on JM38510/65305BEA?

Pin 8 is GND (ground reference) and Pin 16 is VCC (positive supply rail) for the entire JM38510/65305BEA device. These pins establish the common return path and power source for both J-K flip-flop sections. Proper decoupling - a 0.1μF ceramic capacitor placed within 5mm of Pin 16 and Pin 8 - is required per TI's layout guidelines to suppress switching noise and prevent metastability during high-frequency operation.

JM38510/65305BEA Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: 54HC

Package/Case:: 16-CDIP (0.300", 7.62mm)

Packaging:: Tube

Product Status:: Active

Function:: Set(Preset) and Reset

Type:: JK Type

Output Type:: Complementary

Number of Elements:: 2

Number of Bits per Element:: 1

Clock Frequency:: 60 MHz

Max Propagation Delay @ V, Max CL:: 21ns @ 6V, 50pF

Trigger Type:: Negative Edge

Current - Output High, Low:: 5.2mA, 5.2mA

Voltage - Supply:: 2V ~ 6V

Current - Quiescent (Iq):: 4 µA

Input Capacitance:: 3 pF

Operating Temperature:: -55°C ~ 125°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Through Hole

Supplier Device Package:: 16-CDIP

JM38510/65305BEA FAQ

1.How can I place an order for JM38510/65305BEA through Aetrix?

Please submit a Request for Quotation (RFQ) for JM38510/65305BEA on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for JM38510/65305BEA reliable?

The price and inventory of JM38510/65305BEA are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for JM38510/65305BEA is usually 5 days.

3.What payment methods are accepted for JM38510/65305BEA?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for JM38510/65305BEA transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for JM38510/65305BEA?

JM38510/65305BEA orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your JM38510/65305BEA order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for JM38510/65305BEA?

For technical support, including JM38510/65305BEA datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your JM38510/65305BEA requirements.

6.How does Aetrix verify that JM38510/65305BEA is sourced from the original manufacturer or authorized distributors?

All JM38510/65305BEA products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that JM38510/65305BEA meets industry standards.

7.What is the process for return or replacement of JM38510/65305BEA?

All JM38510/65305BEA units undergo pre-shipment inspection (PSI). If there is an issue with JM38510/65305BEA, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The JM38510/65305BEA part is unused and in its original packaging.

Return procedure for JM38510/65305BEA:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…