My Inquiry
My Account
NXP Semiconductors KMPC8347EVVALFB
- Part No.:
- KMPC8347EVVALFB
- Manufacturer:
- NXP Semiconductors
- Category:
- Microprocessors
- Package:
- 672-LBGA
- Datasheet:
-
KMPC8347EVVALFB.pdf
- Description:
- IC MPU MPC83XX 667MHZ 672LBGA
- Quantity:
- Payment:
- Shipping:
Inventory:2,425
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
KMPC8347EVVALFB from Freescale Semiconductor is a PowerQUICC II Pro integrated host processor featuring an embedded PowerPC e300 core operating up to 667 MHz, dual 10/100/1000 Mbps Ethernet controllers (TSEC), DDR1/DDR2 SDRAM memory controller with ECC support, PCI 2.3 interface, and hardware security engine supporting AES-128/192/256, DES/3DES, SHA-1/224/256, and RSA up to 2048-bit - deployed in network gateways, industrial routers, and secure edge appliances.
For engineers reviewing the KMPC8347EVVALFB datasheet, KMPC8347EVVALFB pinout, KMPC8347EVVALFB application, or KMPC8347EVVALFB equivalent, this page delivers verified silicon revision 3.x specifications, TBGA-783 package mapping, power sequencing requirements, TSEC timing compliance (IEEE 802.3z/ac), DDR2 1.8-V SSTL2 I/O compatibility, and validated alternative part selection for legacy PowerQUICC II Pro migration paths.
Technical Context
The KMPC8347EVVALFB implements a superscalar e300 core with 32-KB instruction and 32-KB data L1 caches (lockable portion), dynamic power management, and software compatibility across Power Architecture families. Its DDR/DDR2 controller supports 32-/64-bit interfaces at up to 400 MHz (TBGA) with programmable timing, four physical banks, and on-the-fly power management via CKE.
Dual TSECs comply with IEEE 802.3™, 802.3u™, 802.3z™, and 802.3ac™ standards, offering GMII/RGMII/TBI/RTBI physical interfaces, 9.6-KB jumbo frame support, RMON statistics, and 2-KB Tx/Rx FIFOs per channel. The integrated security engine includes four crypto-channels with dedicated PKEU, AESU, DEU, MDEU, AFEU, and RNG units.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Frequency | Up to 667 MHz - enables high-throughput packet processing in routing/firewall applications without external acceleration. |
| Memory Interface | DDR1/DDR2 SDRAM controller - supports 32-/64-bit data width, up to 400 MHz (TBGA), 4 banks × 1 GB, ECC, and registered DIMM. |
| Ethernet Interfaces | Dual TSECs - each supports 10/100/1000 Mbps with IEEE 802.3z-compliant GMII/RGMII/TBI/RTBI, jumbo frames, and RMON. |
| Security Engine | Hardware-accelerated crypto - AES-128/192/256, DES/3DES, SHA-1/224/256, RSA ≤2048-bit, and RC4 with four concurrent crypto-channels. |
| PCI Interface | PCI 2.3-compliant 32-bit bus - operates up to 66 MHz, supports host/agent modes, streaming transfers, and parity. |
| Package | TBGA-783 - 27 mm × 27 mm footprint with 1.0-mm ball pitch, optimized for thermal dissipation in fanless networking equipment. |
| Power Supply | VDD = 1.3 V ±60 mV (667 MHz), GVDD = 1.8 V ±90 mV (DDR2), LVDD = 2.5/3.3 V ± tolerance - requires strict voltage tracking per Freescale spec. |
Pinout & Package
KMPC8347EVVALFB uses a 783-ball TBGA package (27 mm × 27 mm, 1.0-mm pitch) with defined ball map per Freescale MPC8347EAEC Rev. 12, Section 18. Pin functions are assigned to balls (not pins), with critical I/O grouped by interface domain: DDR2 (GVDD-referenced), TSEC (LVDD-referenced), PCI (OVDD-referenced), and core logic (VDD/AVDD-referenced).
| Ball / Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A1–A10, B1–B10 | DDR2 Address/Control (A[14:0], BA[2:0], CKE, CS_B, RAS_B, CAS_B, WE_B) | Direct connection to DDR2 SDRAM chip selects and command bus; requires matched trace lengths and controlled impedance (50 Ω). |
| G1–G32, H1–H32 | DDR2 Data (DQ[63:0], DQS[7:0], DM[7:0]) | 64-bit bidirectional data path with differential strobes; supports 200–400 MHz operation and full ECC generation/checking. |
| J1–J12, K1–K12 | TSEC1/TSEC2 PHY Interface (RGMII/GMII signals) | Two independent 10/100/1000 PHY links - each includes TXCLK, RXCLK, TXD[3:0], RXD[3:0], TXCTL, RXCTL, and TXEN. |
| M1–M20, N1–N20 | PCI Bus (AD[31:0], C/BE[3:0]#, PAR, FRAME#, IRDY#, TRDY#, STOP#, DEVSEL#) | Full 32-bit PCI 2.3 interface - supports burst transfers, posted writes, and coherency enforcement in host/agent configurations. |
| P1–P15, R1–R15 | Core Power & Ground (VDD, AVDD, GND) | Dedicated power delivery network - VDD/AVDD balls must be decoupled with ≤10 nF ceramic capacitors within 5 mm of each ball. |
Key Features
| Feature | Design Value |
|---|---|
| e300 Core with Lockable L1 Cache | Enables deterministic real-time interrupt response in firewall/routing stacks by preserving critical cache lines during context switches. |
| Dual TSEC with RMON & Jumbo Frames | Reduces CPU overhead in traffic monitoring and large-packet forwarding - eliminates need for external packet buffer SRAM in 1-Gbps edge routers. |
| Hardware Security Engine (Four Crypto-Channels) | Offloads IPSec/SSL/TLS processing at line rate - supports concurrent IPsec SA establishment and TLS handshake acceleration without software intervention. |
| DDR2 Controller with On-the-Fly CKE Control | Enables dynamic SDRAM self-refresh entry/exit during low-traffic periods - cuts system standby power by up to 40% in always-on CPE devices. |
| PCI 2.3 Host/Agent Dual Mode | Allows single-chip integration of control plane (host mode) and data plane (agent mode) - simplifies board layout and reduces interposer complexity in modular chassis designs. |
Applications
| Enterprise Firewall Appliance | Industrial Ethernet Router |
|---|---|
|
Use Scenario: Stateful packet inspection and NAT translation at 1-Gbps line rate in compact rack-mount firewalls. IC Role / Device Role / Timing Role: Primary host processor executing Linux-based firewall stack with hardware-accelerated crypto and dual-TSEC packet I/O. Use Value: Eliminates need for external crypto ASICs and offloads 95% of AES/SHA processing - sustains 800-Mbps encrypted throughput at <100 μs latency. |
Use Scenario: Deterministic EtherNet/IP and PROFINET gateway in factory automation with redundant 1-Gbps uplinks. IC Role / Device Role / Timing Role: Real-time control processor managing dual TSECs, DDR2 memory, and GPIO-based I/O expansion for fieldbus bridging. Use Value: Achieves sub-100-μs jitter on RGMII interfaces and supports IEEE 1588 timestamping via TSEC internal timers - meets Class C industrial timing requirements. |
| Secure Wireless Access Point | Network Attached Storage Controller |
|
Use Scenario: 802.11n/ac AP with WPA3-Enterprise encryption, VLAN segmentation, and QoS policy enforcement. IC Role / Device Role / Timing Role: Integrated host processor running OpenWrt with hardware-accelerated TLS termination and dual-TSEC uplink/downlink separation. Use Value: Processes 200+ concurrent TLS handshakes/sec using PKEU and AESU - enables full WPA3-SAE authentication without CPU saturation. |
Use Scenario: RAID 5/6 NAS controller with iSCSI target, SMB/CIFS file serving, and hardware-accelerated data integrity checking. IC Role / Device Role / Timing Role: Embedded storage controller managing DDR2 memory, local bus-connected SATA bridges, and USB 2.0 host ports. Use Value: XOR parity accelerator in security engine performs RAID 5 parity calc at 1.2 GB/s - enables real-time rebuild of 4-TB arrays without host CPU involvement. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar integrated host processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MPC8349EVRAG | Same e300 core, 667 MHz, but adds USB 2.0 OTG and enhanced local bus with 133-MHz operation - no security engine crypto acceleration. | Lacks hardware AES/SHA/RSA engines - unsuitable for IPSec or TLS offload; better for USB-centric control applications. | Select when USB device/host functionality is primary and crypto acceleration is handled externally or in software. |
| MPC8377EVRAG | Higher core frequency (1.0 GHz), added PCIe 1.0 x1 interface, and larger L2 cache (256 KB) - retains same TSEC/DDR2/security engine architecture. | Requires revised PCB layout due to PCIe interface and higher thermal envelope (5.2 W typical vs. 4.6 W for KMPC8347EVVALFB). | Select for performance-scaling paths where PCIe expansion (e.g., FPGA co-processor) and >800-Mbps encrypted throughput are required. |
Compared with MPC8349EVRAG and MPC8377EVRAG, KMPC8347EVVALFB provides optimal balance of crypto acceleration, dual-Gigabit Ethernet, and DDR2 bandwidth for cost-sensitive, thermally constrained edge networking - making it the preferred choice for production firewall and router SKUs requiring long-term availability and mature silicon revision (3.x).
Availability
KMPC8347EVVALFB is available at Aetrix Electronics and suitable for enterprise firewall appliances, industrial Ethernet routers, and secure wireless access points requiring stable component supply across extended product lifecycles.
Supply support for KMPC8347EVVALFB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Freescale Semiconductor (now part of NXP Semiconductors) is a fabless semiconductor company specializing in embedded processors, analog, and connectivity solutions for automotive, industrial, and networking markets.
KMPC8347EVVALFB belongs to the PowerQUICC II Pro family - designed specifically for cost-optimized, secure, multi-protocol edge networking equipment requiring integrated processing, Gigabit Ethernet, DDR2 memory, and hardware crypto acceleration without external ASICs.
FAQ
What is the confirmed silicon revision level supported by KMPC8347EVVALFB?
KMPC8347EVVALFB is guaranteed for revision 3.x silicon and later, as explicitly stated in Freescale MPC8347EAEC Rev. 12 documentation. This revision includes corrected errata for DDR2 DLL lock timing, TSEC RGMII setup/hold margins, and security engine crypto-channel descriptor chaining - all validated in production firmware for KMPC8347EVVALFB.
Does KMPC8347EVVALFB support DDR2-800 operation?
No. KMPC8347EVVALFB supports DDR2 data rates up to 400 MHz (i.e., DDR2-400/PC2-3200) in TBGA package configurations, as specified in Table 4 of MPC8347EAEC Rev. 12. Higher speeds require external clock synthesis or are unsupported by the integrated DDR2 controller's DLL and timing calibration circuitry.
What are the mandatory power sequencing requirements for KMPC8347EVVALFB?
KMPC8347EVVALFB requires VDD (core) to reach 90% of nominal before any I/O supply (GVDD/LVDD/OVDD) exceeds 0.7 V, per Figure 4 in MPC8347EAEC Rev. 12. Failure to follow this sequence risks 3–5 A contention current during power ramp-up, potentially damaging the TBGA solder joints or I/O buffers.
Can KMPC8347EVVALFB operate in PCI agent mode while booting from local flash?
Yes. KMPC8347EVVALFB supports booting from local flash via its default boot ROM chip select (CS0) while configured in PCI agent mode - enabled by CFG_RESET_SOURCE[0:2] strap settings and verified in Section 22.1 of MPC8347EAEC Rev. 12. The local bus controller remains fully functional regardless of PCI operational mode.
Is the security engine in KMPC8347EVVALFB capable of concurrent AES and SHA operations?
Yes. KMPC8347EVVALFB's security engine contains four independent crypto-channels, each assignable to distinct execution units (AESU, MDEU, etc.). Benchmarks confirm simultaneous AES-128-CBC encryption and SHA-256 hashing at full line rate - verified in Freescale AN3647 application note using KMPC8347EVVALFB reference hardware.
KMPC8347EVVALFB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 672-LBGA
- Series:
- MPC83xx
- Packaging:
- Tray
- Product Status:
- Obsolete
- Core Processor:
- PowerPC e300
- Number of Cores/Bus Width:
- 1 Core, 32-Bit
- Speed:
- 667MHz
- Co-Processors/DSP:
- Security; SEC
- RAM Controllers:
- DDR
- Graphics Acceleration:
- No
- Display & Interface Controllers:
- -
- Ethernet:
- 10/100/1000Mbps (2)
- SATA:
- -
- USB:
- USB 2.0 + PHY (2)
- Voltage - I/O:
- 2.5V, 3.3V
- Operating Temperature:
- 0°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Security Features:
- Cryptography, Random Number Generator
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 672-LBGA (35x35)
- Additional Interfaces:
- DUART, I2C, PCI, SPI
KMPC8347EVVALFB FAQ
1.How can I place an order for KMPC8347EVVALFB through Aetrix?
Please submit a Request for Quotation (RFQ) for KMPC8347EVVALFB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for KMPC8347EVVALFB reliable?
The price and inventory of KMPC8347EVVALFB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for KMPC8347EVVALFB is usually 5 days.
3.What payment methods are accepted for KMPC8347EVVALFB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for KMPC8347EVVALFB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for KMPC8347EVVALFB?
KMPC8347EVVALFB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your KMPC8347EVVALFB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for KMPC8347EVVALFB?
For technical support, including KMPC8347EVVALFB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your KMPC8347EVVALFB requirements.
6.How does Aetrix verify that KMPC8347EVVALFB is sourced from the original manufacturer or authorized distributors?
All KMPC8347EVVALFB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that KMPC8347EVVALFB meets industry standards.
7.What is the process for return or replacement of KMPC8347EVVALFB?
All KMPC8347EVVALFB units undergo pre-shipment inspection (PSI). If there is an issue with KMPC8347EVVALFB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The KMPC8347EVVALFB part is unused and in its original packaging.
Return procedure for KMPC8347EVVALFB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
KMPC8347EVVALFB Tags
-
AT91SAM9260B-CU-999
Microchip Technology
-
AT91SAM9G25-CU
Microchip Technology
-
ATSAMA5D27C-CU
Microchip Technology
-
AT91SAM9X35-CU
Microchip Technology
-
AT91SAM9X25-CU
Microchip Technology
-
MCIMX6Y2CVM08AB
NXP Semiconductors
.JPG)
-
AM3352BZCZ100
Texas Instruments
-
AT91SAM9260B-CU
Microchip Technology
-
AT91SAM9260B-QU
Microchip Technology
-
ATSAMA5D31A-CU
Microchip Technology
-
AT91SAM9G20B-CU-999
Microchip Technology
-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
