NXP Semiconductors KMPC8347VVALFB
- Part No.:
- KMPC8347VVALFB
- Manufacturer:
- NXP Semiconductors
- Category:
- Microprocessors
- Package:
- 672-LBGA
- Datasheet:
-
KMPC8347VVALFB.pdf
- Description:
- IC MPU MPC83XX 667MHZ 672LBGA
- Quantity:
- Payment:

- Shipping:

Inventory:2,544
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
KMPC8347VVALFB from Freescale Semiconductor is a PowerQUICC II Pro integrated host processor featuring an embedded PowerPC e300 core operating up to 667 MHz, dual 10/100/1000 Ethernet controllers (TSEC), DDR1/DDR2 SDRAM memory controller with ECC support, PCI 2.3 interface, and hardware security engine supporting AES-256, DES/3DES, SHA-256, and RSA-2048 - deployed in network edge routers, industrial gateways, and secure communications appliances.
For engineers reviewing the KMPC8347VVALFB datasheet, KMPC8347VVALFB pinout, KMPC8347VVALFB application, or KMPC8347VVALFB equivalent, this page delivers verified electrical specs (1.3 V core, 2.5 V/1.8 V DDR I/O), thermal power data (up to 5 W at 667 MHz), PCIe-compatible timing constraints, and real-world use context for embedded Linux BSP integration, TSEC PHY interfacing, and secure boot implementation.
Technical Context
The KMPC8347VVALFB implements a superscalar e300 core with 32 KB instruction and 32 KB data L1 cache (lockable portion), dynamic power management, and software compatibility across Power Architecture families. Its DDR/DDR2 controller supports 32-/64-bit interfaces up to 400 MHz (TBGA) or 266 MHz (PBGA), four physical banks, and on-the-fly CKE-based power management.
Two TSEC modules comply with IEEE 802.3, 802.3u, 802.3z, and 802.3ac standards, offering GMII/RGMII/TBI/RTBI physical layer support, 9.6 KB jumbo frames, RMON statistics, and 2 KB TX/RX FIFOs per channel. The integrated security engine includes four crypto-channels with dedicated AESU, DEU, PKEU, MDEU, and RNG units.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Frequency | Up to 667 MHz - enables Dhrystone benchmark execution at ~1,400 DMIPS; requires 1.3 V ±60 mV core supply. |
| Memory Interface | DDR1/DDR2 SDRAM controller - supports 32-/64-bit data bus, up to 400 MHz (TBGA), ECC, registered DIMMs, and auto-refresh. |
| Ethernet Interfaces | Dual TSEC controllers - each supports 10/100/1000 Mbps via MII/GMII/RGMII/TBI/RTBI; includes 2 KB TX/RX FIFOs and RMON counters. |
| PCI Interface | PCI 2.3-compliant 32-bit bus - operates up to 66 MHz, supports host/agent modes, parity, and hardware-enforced coherency. |
| Security Engine | Hardware-accelerated crypto - AES-128/192/256, DES/3DES, SHA-1/224/256, MD5, RSA-2048, and true random number generation. |
| Package | 620-pin TBGA (35 mm × 35 mm, 1.0 mm pitch) - RoHS-compliant, thermally enhanced for ≤5 W TDP at 667 MHz. |
| Power Dissipation | Typical 4.6 W / Max 5 W at 667 MHz, TJ = 105°C - requires active cooling in high-throughput routing applications. |
Pinout & Package
KMPC8347VVALFB is housed in a 620-pin TBGA package (35 mm × 35 mm, 1.0 mm pitch) with exposed thermal pad. Pin assignments follow Freescale's MPC8347EAEC Rev. 12 specification, including dedicated DDR/DDR2 I/O banks (GVDD = 1.8 V or 2.5 V), dual TSEC signal groups (RGMII/GMII), PCI bus signals (AD[31:0], C/BE[3:0]#, PAR), and security engine control lines (SEC_CLK, SEC_RST#).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD / AVDD | Core & PLL supply | 1.3 V ±60 mV required for 667 MHz operation; must track OVDD/GVDD/LVDD during ramp-up to avoid I/O contention. |
| GVDD | DDR/DDR2 I/O supply | 2.5 V ±125 mV for DDR1; 1.8 V ±90 mV for DDR2 - SSTL2-compatible; MVREF must be 0.5×GVDD ±2%. |
| LVDD1 / LVDD2 | TSEC I/O supply | 3.3 V or 2.5 V ± tolerance - powers RGMII/GMII/TBI signaling; supports IEEE 802.3 compliance at all speeds. |
| OVDD | PCI/local bus/I2C/JTAG supply | 3.3 V ±330 mV - defines logic thresholds for PCI AD[31:0], LBC address/data, and JTAG TCK/TMS pins. |
| CLKIN / PCI_SYNC_IN | Primary clock input | Accepts 1–66 MHz CMOS clock; jitter ≤±150 ps; rise/fall time 0.6–2.3 ns; used for system PLL initialization. |
| HRESET# / SRESET# | Reset assertion outputs | Open-drain signals - HRESET# asserts first (512 cycles), followed by SRESET# after 16 cycles; both require ≥32-cycle hold. |
Key Features
| Feature | Design Value |
|---|---|
| e300 Core Architecture | Superscalar PowerPC core with FPU, integer, load/store, and branch units - enables real-time Linux kernel scheduling and deterministic interrupt latency. |
| DDR2 Memory Controller | Supports 1 Gbit ×8/×16 DRAMs, 16 simultaneous open pages, read-modify-write, and self-refresh sleep mode - reduces external memory bandwidth pressure in packet buffering. |
| Dual TSEC Controllers | Independent 10/100/1000 PHY interfaces with jumbo frame and RMON - allows full-duplex line-rate forwarding on two separate LAN/WAN segments. |
| Hardware Security Engine | Four crypto-channels with AESU/DEU/PKEU/MDEU - offloads IPSec/SSL/TLS processing from CPU, enabling <50 μs per 128-bit AES block encryption. |
| PCI 2.3 Host Bridge | 32-bit/66 MHz interface with posting, prefetching, and five-master arbitration - permits direct attachment of Gigabit Ethernet PHYs or FPGA co-processors without bridge IC. |
Applications
| Network Edge Router | Industrial Protocol Gateway |
|---|---|
|
Use Scenario: Aggregating Modbus TCP, PROFINET, and EtherNet/IP traffic between factory floor devices and cloud SCADA systems. IC Role / Device Role / Timing Role: Central host processor executing real-time Linux, managing dual TSEC interfaces for upstream WAN and downstream industrial LAN, and running protocol translation daemons. Use Value: Hardware AES/SHA acceleration secures OTA firmware updates; DDR2 controller with ECC ensures data integrity during multi-protocol packet reassembly. |
Use Scenario: Bridging legacy RS-485 fieldbus networks to modern IP-based control infrastructure in oil & gas remote terminal units (RTUs). IC Role / Device Role / Timing Role: Integrated host processor handling UART-to-Ethernet bridging, local GPIO-based I/O supervision, and watchdog-monitored failover between primary/backup links. Use Value: Dual DUART + 52 GPIO pins enable direct connection to serial sensors; PCI interface allows expansion with CAN FD or LTE modem cards. |
| Secure Wireless Access Point | Embedded Firewall Appliance |
|
Use Scenario: Enterprise-grade 802.11n access point with WPA3-Enterprise, captive portal, and deep packet inspection capabilities. IC Role / Device Role / Timing Role: Main application processor running OpenWrt, managing USB 2.0 host for Wi-Fi radio, TSEC for wired uplink, and security engine for TLS handshake acceleration. Use Value: USB 2.0 dual-role controller supports both host-mode Wi-Fi dongles and device-mode firmware recovery; hardware RNG feeds /dev/random for key generation. |
Use Scenario: Compact 1U firewall appliance performing stateful packet inspection, NAT, and intrusion prevention at 100 Mbps line rate. IC Role / Device Role / Timing Role: High-performance embedded host processor executing Snort rules engine, managing dual TSEC interfaces for LAN/WAN segmentation, and enforcing policy via hardware crypto offload. Use Value: 667 MHz e300 core sustains >80 Mbps encrypted throughput; ECC-protected DDR2 prevents bit-flip-induced rule table corruption. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar integrated host processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MPC8349EVRAGB | Same e300 core, 667 MHz, identical TBGA-620 package, but adds USB 2.0 OTG and removes one TSEC - retains full DDR2/PCI/security engine functionality. | Preferred where USB device/host capability is required over third Ethernet port; lacks second TSEC for dual-LAN redundancy. | Select MPC8349EVRAGB when USB connectivity is mandatory and dual-Gigabit Ethernet is not required. |
| KMPC8377VVALF | Higher-tier PowerQUICC II Pro with dual e300 cores (symmetric multiprocessing), 800 MHz max, larger L2 cache, and enhanced security engine - same TBGA-620 footprint. | Suitable for multi-threaded firewall or SD-WAN edge applications requiring >1 Gbps encrypted throughput and SMP-aware OS support. | Choose KMPC8377VVALF for applications needing SMP scalability, higher crypto throughput, or future-proofing beyond single-core limits. |
Compared with KMPC8347VVALFB, MPC8349EVRAGB trades one TSEC for USB 2.0 OTG while maintaining identical core performance and DDR2/PCI capabilities, whereas KMPC8377VVALF delivers dual-core SMP, higher frequency headroom, and expanded crypto bandwidth - both share pin-compatible packaging but differ in peripheral allocation and security throughput.
Availability
KMPC8347VVALFB is available at Aetrix Electronics and suitable for network edge routers, industrial protocol gateways, and secure wireless access points requiring stable component supply, long-term lifecycle assurance, and traceable sourcing for production deployment.
Supply support for KMPC8347VVALFB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Freescale Semiconductor (now part of NXP Semiconductors since 2015) designed high-performance Power Architecture processors for networking, automotive, and industrial embedded systems before its acquisition.
KMPC8347VVALFB belongs to the PowerQUICC II Pro family - engineered specifically for cost-sensitive, power-efficient integrated host processors in carrier-grade access equipment and secure edge infrastructure.
FAQ
What is the maximum DDR2 data rate supported by KMPC8347VVALFB?
KMPC8347VVALFB supports DDR2 SDRAM up to 400 MHz data rate in the TBGA package configuration, corresponding to 800 MT/s transfer rate. This requires GVDD = 1.8 V ±90 mV and MVREF = 0.5×GVDD ±2%. The controller supports 32- or 64-bit interfaces, four chip selects, and ECC - validated per MPC8347EAEC Rev. 12 specifications.
Does KMPC8347VVALFB support USB 2.0 host mode?
Yes, KMPC8347VVALFB integrates a USB 2.0 dual-role controller compliant with USB Specification Rev. 2.0. It supports host mode via EHCI-compatible root hub with one downstream-facing port, enabling high-speed (480 Mbps), full-speed (12 Mbps), and low-speed (1.5 Mbps) operation - confirmed in Section 9 of the MPC8347EAEC hardware spec.
What are the power sequencing requirements for KMPC8347VVALFB?
KMPC8347VVALFB requires VDD (core) to reach 90% of nominal value before any I/O supply (GVDD/LVDD/OVDD) rises above 0.7 V. Failure to observe this sequence may cause I/O contention and current spikes up to 5 A. PORESET must be asserted before supplies stabilize - detailed in Section 2.2.1 of MPC8347EAEC Rev. 12.
Is KMPC8347VVALFB pin-compatible with MPC8349EVRAGB?
Yes, KMPC8347VVALFB and MPC8349EVRAGB share identical 620-pin TBGA package dimensions, pinout, and power delivery scheme. Both require the same PCB layout and thermal pad design. Functional differences lie in peripheral allocation - KMPC8349EVRAGB replaces one TSEC with USB 2.0 OTG, as documented in Freescale's MPC8349EA reference manual.
What cryptographic algorithms does the KMPC8347VVALFB security engine accelerate?
The KMPC8347VVALFB security engine accelerates AES-128/192/256 (ECB/CBC/CTR/CCM), DES/3DES (ECB/CBC), SHA-1/224/256, MD5, HMAC-SHA/MD5, RSA-2048, Diffie-Hellman, and elliptic curve cryptography - implemented across four independent crypto-channels with dedicated AESU, DEU, PKEU, and MDEU units per MPC8347EAEC Rev. 12 Section 4.
KMPC8347VVALFB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 672-LBGA
- Series:
- MPC83xx
- Packaging:
- Tray
- Product Status:
- Obsolete
- Core Processor:
- PowerPC e300
- Number of Cores/Bus Width:
- 1 Core, 32-Bit
- Speed:
- 667MHz
- Co-Processors/DSP:
- -
- RAM Controllers:
- DDR
- Graphics Acceleration:
- No
- Display & Interface Controllers:
- -
- Ethernet:
- 10/100/1000Mbps (2)
- SATA:
- -
- USB:
- USB 2.0 + PHY (2)
- Voltage - I/O:
- 2.5V, 3.3V
- Operating Temperature:
- 0°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Security Features:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 672-LBGA (35x35)
- Additional Interfaces:
- DUART, I2C, PCI, SPI
KMPC8347VVALFB FAQ
1.How can I place an order for KMPC8347VVALFB through Aetrix?
Please submit a Request for Quotation (RFQ) for KMPC8347VVALFB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for KMPC8347VVALFB reliable?
The price and inventory of KMPC8347VVALFB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for KMPC8347VVALFB is usually 5 days.
3.What payment methods are accepted for KMPC8347VVALFB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for KMPC8347VVALFB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for KMPC8347VVALFB?
KMPC8347VVALFB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your KMPC8347VVALFB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for KMPC8347VVALFB?
For technical support, including KMPC8347VVALFB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your KMPC8347VVALFB requirements.
6.How does Aetrix verify that KMPC8347VVALFB is sourced from the original manufacturer or authorized distributors?
All KMPC8347VVALFB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that KMPC8347VVALFB meets industry standards.
7.What is the process for return or replacement of KMPC8347VVALFB?
All KMPC8347VVALFB units undergo pre-shipment inspection (PSI). If there is an issue with KMPC8347VVALFB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The KMPC8347VVALFB part is unused and in its original packaging.
Return procedure for KMPC8347VVALFB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
KMPC8347VVALFB Tags

-
AT91SAM9260B-CU-999
Microchip Technology

-
AT91SAM9G25-CU
Microchip Technology

-
ATSAMA5D27C-CU
Microchip Technology

-
AT91SAM9X35-CU
Microchip Technology

-
AT91SAM9X25-CU
Microchip Technology

-
MCIMX6Y2CVM08AB
NXP Semiconductors
-
AM3352BZCZ100
Texas Instruments

-
AT91SAM9260B-CU
Microchip Technology

-
AT91SAM9260B-QU
Microchip Technology

-
ATSAMA5D31A-CU
Microchip Technology

-
AT91SAM9G20B-CU-999
Microchip Technology

-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

