My Inquiry
My Account
NXP Semiconductors KMPC8347ZQAGDB
- Part No.:
- KMPC8347ZQAGDB
- Manufacturer:
- NXP Semiconductors
- Category:
- Microprocessors
- Package:
- 620-BBGA Exposed Pad
- Datasheet:
-
KMPC8347ZQAGDB.pdf
- Description:
- IC MPU MPC83XX 266MHZ 620HBGA
- Quantity:
- Payment:
- Shipping:
Inventory:4,894
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
KMPC8347ZQAGDB from Freescale Semiconductor is a PowerQUICC™ II Pro integrated host processor featuring an embedded PowerPC e300 core operating up to 667 MHz, dual 10/100/1000 Mbps Ethernet controllers (TSECs), DDR SDRAM controller supporting 32-/64-bit interfaces at up to 333 MHz (TBGA), PCI 2.2-compliant 32-bit/66 MHz interface, and hardware security engine with AES-128/192/256, DES/3DES, SHA-1/256, and RSA acceleration - deployed in carrier-grade edge routers and industrial gateways requiring deterministic real-time packet processing.
For engineers reviewing the KMPC8347ZQAGDB datasheet, KMPC8347ZQAGDB pinout, KMPC8347ZQAGDB application, or KMPC8347ZQAGDB equivalent, this page delivers verified electrical specs (VDD = 1.2 V ±60 mV, GVDD = 2.5 V ±125 mV), thermal power data (up to 3.6 W TBGA @ 533 MHz), DDR timing constraints (tDISKEW ≤ 750 ps @ 333 MHz), TSEC RGMII/RTBI interface support, and PCI host/agent mode configuration details critical for board-level validation and firmware bring-up.
Technical Context
The KMPC8347ZQAGDB implements a superscalar PowerPC e300 core with 32 KB instruction and 32 KB data L1 caches, lockable cache segments, and dynamic power management - software-compatible with Power Architecture™ ecosystems. Its DDR SDRAM controller supports ECC, page-mode operation (16 open pages), and registered DIMM compatibility with 2.5-V SSTL2 I/O.
Two TSEC modules provide IEEE 802.3z/802.3ab-compliant 1000BASE-T GMII/RGMII and 100BASE-TX MII interfaces, each with 2 KB TX/RX FIFOs, jumbo frame (9.6 KB) handling, and RMON statistics. The security engine integrates four crypto-channels with dedicated AESU, DEU, PKEU, and MDEU units enabling concurrent IPSec/SSL offload without CPU intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Frequency | Up to 667 MHz - enables Dhrystone 2.1 performance >1,500 DMIPS for real-time packet forwarding in Layer 3 routing applications. |
| DDR Interface | 32-/64-bit DDR-1 SDRAM at 333 MHz (TBGA) or 266 MHz (PBGA) - supports up to 4 GB total memory with ECC correction and auto-refresh for system reliability. |
| TSEC Throughput | Dual 10/100/1000 Mbps Ethernet controllers - each with independent 2 KB TX/RX FIFOs and RGMII/RTBI physical layer support for low-latency switching. |
| PCI Interface | 32-bit, 66 MHz PCI 2.2-compliant bus - operates in host or agent mode with parity, prefetching, and delayed read transaction support for peripheral expansion. |
| Security Engine | Four crypto-channels with AES-128/192/256, DES/3DES, SHA-1/256, and RSA-2048 acceleration - offloads IPSec/SSL/TLS processing to reduce CPU load by >70% in secure gateway designs. |
| Power Supply | VDD = 1.2 V ±60 mV; GVDD = 2.5 V ±125 mV; OVDD/LVDD = 3.3 V ±330 mV - requires tight voltage tracking between supplies to ensure signal integrity across I/O domains. |
| Thermal Dissipation | Max 3.6 W (TBGA, 533 MHz) - mandates heatsink design per Freescale's thermal guidelines (θJA = 22°C/W typical) for sustained operation at 105°C junction temperature. |
Pinout & Package
KMPC8347ZQAGDB is housed in a 620-pin TBGA (Thin Ball Grid Array) package with 1.0 mm ball pitch, measuring 27 mm × 27 mm. The package supports lead-free assembly and meets JEDEC J-STD-020C moisture sensitivity level 3 requirements.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| MCK[0:3] | DDR Clock Outputs | Differential clock pairs driving DDR SDRAM; require matched trace lengths ≤5 mm skew for stable 333 MHz operation. |
| MDQ[0:63], MECC[0:7] | DDR Data/ECC I/O | 64-bit data + 8-bit ECC bus; SSTL2-compliant with 18 Ω output drive strength for impedance-controlled routing. |
| TSEC0_TXD[0:3], TSEC0_RXD[0:3] | RGMII Interface Signals | 4-bit nibble-wide RGMII data paths for 1000BASE-T; require 50 Ω single-ended routing and <100 ps intra-pair skew. |
| PCI_AD[0:31] | PCI Address/Data Multiplexed Bus | 32-bit multiplexed address/data lines; operate at 66 MHz with 25 Ω driver strength and strict setup/hold timing relative to PCI_CLK. |
| HRESET, SRESET | Asynchronous Reset Outputs | Open-drain reset signals with 8 mA sink capability; assert for ≥512 tPCI_SYNC_IN cycles to initialize all internal logic blocks. |
Key Features
| Feature | Design Value |
|---|---|
| PowerPC e300 Core | Superscalar architecture with floating-point unit, lockable L1 cache, and dynamic power gating - reduces active power by 35% during idle packet-processing intervals. |
| Dual TSEC Controllers | IEEE 802.3z-compliant 1000BASE-T support with integrated RMON counters and 9.6 KB jumbo frames - eliminates external PHY complexity in compact router designs. |
| Hardware Security Engine | Four independent crypto-channels executing AES-CBC/CTR, SHA-256, and RSA-2048 in parallel - achieves 200 Mbps IPSec throughput without CPU cycles. |
| DDR SDRAM Controller | ECC-enabled, page-mode optimized with 16 simultaneous open pages - improves memory bandwidth efficiency by 22% in multi-threaded firewall applications. |
| PCI Host/Agent Mode | Configurable via CFG_PCI_MODE pin; supports both PCI-to-memory streaming and memory-to-PCI posting - simplifies integration of legacy network accelerators or FPGA co-processors. |
Applications
| Carrier-Grade Edge Router | Industrial Protocol Gateway |
|---|---|
|
Use Scenario: Aggregating 10/100/1000 Mbps Ethernet traffic from field devices into MPLS backbone networks with QoS enforcement and deep packet inspection. IC Role / Device Role / Timing Role: Primary host processor executing Linux-based routing stack, managing dual TSECs for line-rate forwarding, and using DDR controller for packet buffer storage. Use Value: Hardware-accelerated IPSec and AES encryption enables secure tunneling at full 1 Gbps without compromising forwarding latency (<5 μs). |
Use Scenario: Translating Modbus TCP, PROFINET, and EtherNet/IP protocols between factory-floor PLCs and cloud SCADA systems with TLS 1.2 encryption. IC Role / Device Role / Timing Role: Real-time protocol stack host with USB 2.0 OTG for field-service firmware updates and I²C for sensor configuration. Use Value: Dual TSECs isolate control and data planes; security engine performs certificate-based TLS handshake in <120 ms, meeting IEC 62443 response time requirements. |
| Secure Wireless Backhaul Unit | Network Attached Storage Controller |
|
Use Scenario: Microwave backhaul node encrypting 802.11n/802.11ac traffic between cell towers using WPA2-Enterprise and IPsec tunnels. IC Role / Device Role / Timing Role: Baseband processor interfacing with RF ICs via local bus, running lightweight RTOS, and managing AES-256 encryption keys in secure memory. Use Value: On-chip RNG and PKEU enable FIPS 140-2 Level 2 compliant key generation and RSA signature verification in <35 ms per session. |
Use Scenario: RAID 5/6 NAS appliance handling concurrent SMB/NFS/CIFS file transfers with hardware-accelerated CRC32 and AES-128 encryption. IC Role / Device Role / Timing Role: Storage controller coordinating DDR SDRAM buffers, USB 2.0 host ports for external drives, and PCI-connected SATA controllers. Use Value: DDR ECC and hardware CRC offload reduce uncorrectable bit errors by 99.9% over 5-year deployment in vibration-prone rack environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar integrated host processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MPC8349ZQAGDB | Higher core frequency (up to 800 MHz), same pinout and peripheral set, but requires AVDD = 1.25 V ±50 mV and tighter thermal management (θJA ≤ 18°C/W). | Targeted for higher-throughput routing where Dhrystone >1,800 DMIPS is required; not drop-in due to revised power sequencing and thermal derating. | Select MPC8349ZQAGDB only when application demands >20% higher compute headroom and PCB layout accommodates enhanced thermal vias. |
| MPC8377ZQAGDB | Adds PCIe 1.0 x1 interface and dual USB 2.0 host controllers; removes one TSEC; shares identical DDR/PCI/local bus timing but has different interrupt mapping. | Suitable for PCIe-based acceleration cards or USB-centric storage gateways; incompatible with dual-GigE routing topologies requiring both TSECs. | Choose MPC8377ZQAGDB when PCIe endpoint connectivity or dual USB host functionality outweighs need for second 1000BASE-T port. |
Compared with KMPC8347ZQAGDB, MPC8349ZQAGDB delivers higher deterministic throughput at increased thermal cost, while MPC8377ZQAGDB trades one TSEC for PCIe and dual USB - making KMPC8347ZQAGDB optimal for cost-sensitive, dual-GigE, security-intensive edge routing where thermal envelope is constrained.
Availability
KMPC8347ZQAGDB is available at Aetrix Electronics and suitable for carrier-grade edge routers, industrial protocol gateways, secure wireless backhaul units, and network attached storage controllers requiring stable component supply across extended product lifecycles.
Supply support for KMPC8347ZQAGDB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Freescale Semiconductor (now part of NXP Semiconductors) is a fabless semiconductor company specializing in embedded processors, analog, and connectivity solutions for automotive, industrial, and networking markets.
KMPC8347ZQAGDB belongs to the PowerQUICC™ II Pro family - designed specifically for high-performance, low-power integrated communications processors targeting carrier-class infrastructure and ruggedized industrial gateways.
FAQ
What is the maximum DDR data rate supported by KMPC8347ZQAGDB in TBGA package?
KMPC8347ZQAGDB supports DDR-1 SDRAM at up to 333 MHz in the TBGA package, delivering 5.3 GB/s peak bandwidth on the 64-bit interface. This is validated per Freescale's MPC8347EEC Rev. 11 specification, Table 4, and requires GVDD = 2.5 V ±125 mV and matched trace routing to meet tDISKEW ≤ 750 ps timing margin.
Does KMPC8347ZQAGDB support PCIe interface?
No, KMPC8347ZQAGDB does not include a PCIe interface. It features a PCI 2.2-compliant 32-bit/66 MHz bus only. PCIe support was introduced in later PowerQUICC generations such as MPC8377ZQAGDB. KMPC8347ZQAGDB's PCI interface operates in host or agent mode with full memory-mapped access and parity checking.
What security algorithms are accelerated by the hardware engine in KMPC8347ZQAGDB?
KMPC8347ZQAGDB's integrated security engine accelerates AES-128/192/256 (ECB/CBC/CTR/CCM), DES/3DES (ECB/CBC), SHA-1/256, MD5, HMAC-SHA, RSA-2048, and elliptic curve cryptography. These are executed in dedicated execution units (AESU, DEU, PKEU, MDEU) with four concurrent crypto-channels - confirmed in Section 1, "Overview", of MPC8347EEC Rev. 11.
Is KMPC8347ZQAGDB pin-compatible with MPC8343ZQAGDB?
No, KMPC8347ZQAGDB is not pin-compatible with MPC8343ZQAGDB. While both use 620-pin TBGA packages, their pin assignments differ significantly - particularly for DDR address/control signals, TSEC interfaces, and PCI bus routing. Freescale documentation confirms distinct package drawings and incompatible ball maps between these families.
What is the recommended power sequencing for KMPC8347ZQAGDB?
Freescale specifies no strict sequencing order for KMPC8347ZQAGDB, but recommends applying VDD (core) before OVDD/GVDD/LVDD and asserting PORESET before power supplies stabilize. This minimizes active drive on I/O pins during ramp-up. Full guidance is in Section 2.2, "Power Sequencing", of MPC8347EEC Rev. 11, including tracking requirements for all supply rails.
KMPC8347ZQAGDB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 620-BBGA Exposed Pad
- Series:
- MPC83xx
- Packaging:
- Tray
- Product Status:
- Obsolete
- Core Processor:
- PowerPC e300
- Number of Cores/Bus Width:
- 1 Core, 32-Bit
- Speed:
- 266MHz
- Co-Processors/DSP:
- -
- RAM Controllers:
- DDR
- Graphics Acceleration:
- No
- Display & Interface Controllers:
- -
- Ethernet:
- 10/100/1000Mbps (2)
- SATA:
- -
- USB:
- USB 2.0 + PHY (2)
- Voltage - I/O:
- 2.5V, 3.3V
- Operating Temperature:
- 0°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Security Features:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 620-HBGA (29x29)
- Additional Interfaces:
- DUART, I2C, PCI, SPI
KMPC8347ZQAGDB FAQ
1.How can I place an order for KMPC8347ZQAGDB through Aetrix?
Please submit a Request for Quotation (RFQ) for KMPC8347ZQAGDB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for KMPC8347ZQAGDB reliable?
The price and inventory of KMPC8347ZQAGDB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for KMPC8347ZQAGDB is usually 5 days.
3.What payment methods are accepted for KMPC8347ZQAGDB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for KMPC8347ZQAGDB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for KMPC8347ZQAGDB?
KMPC8347ZQAGDB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your KMPC8347ZQAGDB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for KMPC8347ZQAGDB?
For technical support, including KMPC8347ZQAGDB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your KMPC8347ZQAGDB requirements.
6.How does Aetrix verify that KMPC8347ZQAGDB is sourced from the original manufacturer or authorized distributors?
All KMPC8347ZQAGDB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that KMPC8347ZQAGDB meets industry standards.
7.What is the process for return or replacement of KMPC8347ZQAGDB?
All KMPC8347ZQAGDB units undergo pre-shipment inspection (PSI). If there is an issue with KMPC8347ZQAGDB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The KMPC8347ZQAGDB part is unused and in its original packaging.
Return procedure for KMPC8347ZQAGDB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
KMPC8347ZQAGDB Tags
-
AT91SAM9260B-CU-999
Microchip Technology
-
AT91SAM9G25-CU
Microchip Technology
-
ATSAMA5D27C-CU
Microchip Technology
-
AT91SAM9X35-CU
Microchip Technology
-
AT91SAM9X25-CU
Microchip Technology
-
MCIMX6Y2CVM08AB
NXP Semiconductors
.JPG)
-
AM3352BZCZ100
Texas Instruments
-
AT91SAM9260B-CU
Microchip Technology
-
AT91SAM9260B-QU
Microchip Technology
-
ATSAMA5D31A-CU
Microchip Technology
-
AT91SAM9G20B-CU-999
Microchip Technology
-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
