NXP Semiconductors KMPC8379EVRALG
- Part No.:
- KMPC8379EVRALG
- Manufacturer:
- NXP Semiconductors
- Category:
- Microprocessors
- Package:
- 689-BBGA Exposed Pad
- Datasheet:
-
KMPC8379EVRALG.pdf
- Description:
- IC MPU MPC83XX 667MHZ PBGA689
- Quantity:
- Payment:

- Shipping:

Inventory:4,406
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
KMPC8379EVRALG from Freescale Semiconductor is a PowerQUICC II Pro communications processor featuring the e300c4s Power Architecture® core (667 MHz), dual enhanced three-speed Ethernet controllers (10/100/1000 Mbps), DDR1/DDR2 SDRAM controller (up to 400 MHz data rate), optional SEC 3.0 security engine, and four SATA 2.5 interfaces - deployed as main CPU in industrial controllers, network access servers, and intelligent NICs.
For engineers reviewing the KMPC8379EVRALG datasheet, KMPC8379EVRALG pinout, KMPC8379EVRALG application, or KMPC8379EVRALG equivalent, this page delivers verified electrical specs (VDD = 1.0 ± 0.05 V @ 667 MHz), thermal limits (Tj = 125°C), I/O voltage domains (LVDD = 2.5/3.3 V, GVDD = 1.8/2.5 V), SATA 3.0 Gb/s support, and eTSEC IEEE 1588™ compliance - all confirmed against Freescale MPC8379EEC Rev. 8.
Technical Context
The KMPC8379EVRALG integrates an e300c4s core with 32 KB L1 instruction and 32 KB L1 data caches, floating-point unit, and dual integer units - operating at up to 667 MHz with core supply VDD = 1.0 ± 50 mV. Its DDR1/DDR2 memory controller supports 32-/64-bit interfaces, 4 chip selects, and auto-refresh with CKE-based power management.
Two eTSECs implement IEEE 802.3, 802.3u, 802.3ab, and IEEE 1588™ for precision time synchronization; each supports RGMII, RMII, MII, and RTBI PHY interfaces. The optional SEC 3.0 security engine offloads DES/3DES/AES/SHA-1/MD-5 operations via one crypto-channel and dedicated execution units.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | e300c4s Power Architecture® core with 32 KB I-cache + 32 KB D-cache, FPU, dual integer units |
| Max Core Frequency | 667 MHz at VDD = 1.0 ± 50 mV; 800 MHz at VDD = 1.05 ± 50 mV |
| Ethernet Interfaces | Dual enhanced three-speed (eTSEC) supporting 10/100/1000 Mbps per port, IEEE 1588™ timestamping |
| Memory Controller | DDR1/DDR2 SDRAM interface: 32-/64-bit, up to 400 MHz data rate, 4 chip selects, auto-refresh, CKE control |
| SATA Interfaces | Four Serial ATA Rev 2.5 controllers supporting 1.5/3.0 Gb/s, native command queuing, hot plug, staggered spin-up |
| Security Engine | Optional SEC 3.0 with DEU (DES/3DES), AESU (AES), MDEU (SHA-1/MD-5), single crypto-channel |
| I/O Voltage Domains | GVDD = 1.8 V ± 90 mV (DDR2) or 2.5 V ± 125 mV (DDR1); LVDD = 2.5/3.3 V; OVDD = 3.3 V ± 165 mV |
| Thermal Limit | Maximum junction temperature Tj = 125°C; commercial (0–125°C) and extended (–40–125°C) temp ranges |
Pinout & Package
KMPC8379EVRALG is housed in a 783-pin PBGA package (35 mm × 35 mm, 1.0 mm pitch) with ball-grid layout optimized for high-speed signal integrity and thermal dissipation in embedded networking applications.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD | Core supply input | 1.0 ± 50 mV (≤667 MHz) or 1.05 ± 50 mV (800 MHz); must ramp before all I/O supplies |
| AVDD | PLL/system supply input | Tracks VDD; powers e300 core PLL, eLBC, and system clock generation |
| GVDD | DDR I/O supply | 1.8 V ± 90 mV (DDR2) or 2.5 V ± 125 mV (DDR1); SSTL2-compatible I/O |
| LVDD[1,2] | eTSEC PHY interface supply | 2.5 V or 3.3 V; powers RGMII/RMII/MII/RTBI transceivers and MDIO management |
| OVDD | PCI/local bus/DUART/I2C/JTAG supply | 3.3 V ± 165 mV; defines logic thresholds for PCI agent/host, UART, and debug interfaces |
| PORESET | Power-on reset input | Asynchronous active-low reset requiring ≥32 CLKIN cycles; initiates POR configuration sequence |
| HRESET | Host reset output | Open-drain active-low output; asserts for ≥512 PCI_SYNC_IN cycles during reset flow |
| CLKIN | Primary clock input (host mode) | 25–66.666 MHz input; used when device operates as PCI host; jitter ≤ ±150 ps |
Key Features
| Feature | Design Value |
|---|---|
| IEEE 1588™ Precision Time Protocol | Hardware timestamping in both eTSECs enables sub-microsecond clock synchronization for industrial automation and telecom timing |
| Four SATA 2.5 Controllers | Enables direct connection of up to four SATA storage devices with NCQ, hot plug, and 3.0 Gb/s throughput - no external bridge required |
| SEC 3.0 Security Acceleration | Offloads IPSec, IEEE 802.11i, and iSCSI cryptographic processing from CPU core, reducing latency and freeing 667 MHz e300c4s resources |
| Flexible Local Bus Controller (eLBC) | Supports SRAM, NOR/NAND Flash, burstable DRAM, and peripherals at up to 133 MHz with LALE multiplexing to reduce pin count |
| USB 2.0 Dual-Role Controller | EHCI-compliant host mode (480 Mbps) and device mode (12/1.5 Mbps) via ULPI PHY interface - enables field-upgradeable firmware delivery |
| Power Management Controller (PMC) | Supports PCI D0–D3hot states, Wake-on-LAN (Magic Packet™), USB wakeup, and GPIO-triggered resume from low-power modes |
Applications
| Industrial Control Systems | Network Access Servers (NAS) |
|---|---|
Use Scenario: Real-time motion control and I/O aggregation in PLCs and CNC machines requiring deterministic Ethernet communication. IC Role / Device Role / Timing Role: Main CPU executing real-time OS with IEEE 1588™-synchronized eTSECs for distributed clock coordination across servo drives. Use Value: Sub-microsecond timestamp resolution enables synchronized multi-axis motion without external timing hardware. |
Use Scenario: High-density file serving with integrated firewall, QoS, and encrypted storage in SMB infrastructure. IC Role / Device Role / Timing Role: Host processor managing four SATA HDDs, dual Gigabit Ethernet uplinks, and SEC 3.0-accelerated IPsec VPN tunnels. Use Value: Native SATA + security engine eliminates need for discrete storage controllers and crypto co-processors, reducing BOM cost and board area. |
| Intelligent Network Interface Cards | Wireless LAN Infrastructure |
Use Scenario: PCIe-based smart NICs performing packet classification, deep packet inspection, and TCP offload in server farms. IC Role / Device Role / Timing Role: I/O processor handling DMA transfers between DDR2 memory and dual eTSECs while running Linux network stack. Use Value: 4-channel DMA controller with chain descriptors enables zero-copy packet forwarding at line rate on both ports. |
Use Scenario: Embedded AP gateways aggregating multiple 802.11n clients with VLAN segmentation and WPA2-Enterprise authentication. IC Role / Device Role / Timing Role: Central controller running hostapd and RADIUS client, using SEC 3.0 for AES encryption and SHA-1 certificate validation. Use Value: Hardware-accelerated crypto reduces CPU utilization below 15% under full 802.11i load, enabling concurrent VoIP and video streaming. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar communications processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MPC8377EVRALG | Two SGMII interfaces instead of four SATA; no SEC 3.0; same e300c4s core and eTSEC blocks | Better suited for switch fabric control where SerDes connectivity outweighs storage acceleration | Select when SGMII backplane interconnect is required and SATA/SEC functionality is unnecessary |
| MPC8378EVRALG | Two PCI Express® lanes instead of four SATA; includes SEC 3.0; lacks IEEE 1588™ timestamping in eTSECs | Optimized for PCIe endpoint expansion (e.g., add-in cards) rather than direct storage or precision timing | Choose for PCIe-based modular designs needing crypto acceleration but not SATA or PTP support |
Compared with MPC8377EVRALG and MPC8378EVRALG, KMPC8379EVRALG uniquely combines four SATA 2.5 ports, SEC 3.0, and IEEE 1588™-capable eTSECs - making it the only option among the three for storage-intensive, time-synchronized edge appliances requiring no external bridges or crypto co-processors.
Availability
KMPC8379EVRALG is available at Aetrix Electronics and suitable for industrial controllers, network access servers, and intelligent NICs requiring stable component supply, long-term lifecycle assurance, and traceable sourcing from authorized channels.
Supply support for KMPC8379EVRALG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Freescale Semiconductor (now part of NXP Semiconductors) is a fabless semiconductor company specializing in embedded processing, connectivity, and analog solutions for automotive, industrial, and networking markets.
KMPC8379EVRALG belongs to the PowerQUICC II Pro family - designed specifically for cost-sensitive, low-power communications infrastructure requiring integrated Ethernet, storage, security, and real-time control in a single SoC.
FAQ
What is the maximum DDR2 data rate supported by KMPC8379EVRALG?
KMPC8379EVRALG supports DDR2 SDRAM at up to 400 MHz data rate (200 MHz clock) with GVDD = 1.8 V ± 90 mV. This enables peak theoretical bandwidth of 6.4 GB/s on a 64-bit interface. The controller supports 4 chip selects and up to 32 simultaneous open pages, validated per Freescale MPC8379EEC Rev. 8 Section 1.1.
Does KMPC8379EVRALG include hardware support for IEEE 1588™ Precision Time Protocol?
Yes, KMPC8379EVRALG includes full hardware timestamping capability in both eTSEC controllers per IEEE Std 1588™-2008. Each eTSEC provides nanosecond-resolution timestamp registers for transmit and receive packets, enabling sub-microsecond synchronization accuracy in industrial control and telecom timing applications as documented in Section 1.3 of MPC8379EEC Rev. 8.
What are the power supply sequencing requirements for KMPC8379EVRALG?
KMPC8379EVRALG requires VDD and AVDD to reach 90% of nominal value before GVDD, LVDD, or OVDD rise above 10% - per Figure 3 in MPC8379EEC Rev. 8. Failure to observe this sequence risks I/O contention and excessive current draw. SerDes supply L[1,2]_nVDD must follow VDD timing. No specific shutdown order is mandated.
How many SATA interfaces does KMPC8379EVRALG provide, and what revision do they implement?
KMPC8379EVRALG integrates four independent Serial ATA controllers compliant with SATA Rev 2.5 specification, supporting 1.5 Gb/s and 3.0 Gb/s operation, native command queuing, hot plug, and staggered spin-up - as confirmed in Table 1 and Section 1.10 of MPC8379EEC Rev. 8.
Is the security engine in KMPC8379EVRALG optional or integrated?
The security engine in KMPC8379EVRALG is optional but physically present - denoted by the "E" suffix in the part number. It implements SEC 3.0 with dedicated DEU, AESU, and MDEU execution units for DES/3DES, AES, and SHA-1/MD-5, enabling offload of IPSec and 802.11i processing without CPU intervention per Section 1.8 of MPC8379EEC Rev. 8.
KMPC8379EVRALG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 689-BBGA Exposed Pad
- Series:
- MPC83xx
- Packaging:
- Tray
- Product Status:
- Obsolete
- Core Processor:
- PowerPC e300c4s
- Number of Cores/Bus Width:
- 1 Core, 32-Bit
- Speed:
- 667MHz
- Co-Processors/DSP:
- Security; SEC 3.0
- RAM Controllers:
- DDR, DDR2
- Graphics Acceleration:
- No
- Display & Interface Controllers:
- -
- Ethernet:
- 10/100/1000Mbps (2)
- SATA:
- SATA 3Gbps (4)
- USB:
- USB 2.0 + PHY (1)
- Voltage - I/O:
- 1.8V, 2.5V, 3.3V
- Operating Temperature:
- 0°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Security Features:
- Cryptography, Random Number Generator
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 689-TEPBGA II (31x31)
- Additional Interfaces:
- DUART, I2C, MMC/SD, PCI, SPI
KMPC8379EVRALG FAQ
1.How can I place an order for KMPC8379EVRALG through Aetrix?
Please submit a Request for Quotation (RFQ) for KMPC8379EVRALG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for KMPC8379EVRALG reliable?
The price and inventory of KMPC8379EVRALG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for KMPC8379EVRALG is usually 5 days.
3.What payment methods are accepted for KMPC8379EVRALG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for KMPC8379EVRALG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for KMPC8379EVRALG?
KMPC8379EVRALG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your KMPC8379EVRALG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for KMPC8379EVRALG?
For technical support, including KMPC8379EVRALG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your KMPC8379EVRALG requirements.
6.How does Aetrix verify that KMPC8379EVRALG is sourced from the original manufacturer or authorized distributors?
All KMPC8379EVRALG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that KMPC8379EVRALG meets industry standards.
7.What is the process for return or replacement of KMPC8379EVRALG?
All KMPC8379EVRALG units undergo pre-shipment inspection (PSI). If there is an issue with KMPC8379EVRALG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The KMPC8379EVRALG part is unused and in its original packaging.
Return procedure for KMPC8379EVRALG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
KMPC8379EVRALG Tags

-
AT91SAM9260B-CU-999
Microchip Technology

-
AT91SAM9G25-CU
Microchip Technology

-
ATSAMA5D27C-CU
Microchip Technology

-
AT91SAM9X35-CU
Microchip Technology

-
AT91SAM9X25-CU
Microchip Technology

-
MCIMX6Y2CVM08AB
NXP Semiconductors
-
AM3352BZCZ100
Texas Instruments

-
AT91SAM9260B-CU
Microchip Technology

-
AT91SAM9260B-QU
Microchip Technology

-
ATSAMA5D31A-CU
Microchip Technology

-
AT91SAM9G20B-CU-999
Microchip Technology

-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

