onsemi KSD569RTU
- Part No.:
- KSD569RTU
- Manufacturer:
- onsemi
- Category:
- Single Bipolar Transistors
- Package:
- TO-220-3
- Datasheet:
-
KSD569RTU.pdf
- Description:
- TRANS NPN 80V 7A TO-220-3
- Quantity:
- Payment:

- Shipping:

Inventory:8,552
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
KSD569RTU from ON Semiconductor (formerly Fairchild) is an NPN epitaxial silicon power transistor in TO-220 package, rated for 80 V VCEO, 7 A DC collector current, and 40 W collector dissipation at TC = 25°C, used in low-frequency power amplification and industrial switching applications.
For engineers reviewing the KSD569RTU datasheet, pinout, applications, or equivalent options, key selection criteria include VCEO = 80 V, IC = 7 A, hFE range of 40–200 (R/O/Y classification), VCE(sat) ≤ 0.5 V at IC = 5 A/IB = 0.5 A, and TO-220 thermal performance with case temperature derating.
Technical Context
The KSD569RTU operates as a medium-power, low-speed switching and linear amplification device with fixed three-terminal NPN topology. Its design targets industrial control loads and audio output stages where robust SOA, moderate gain, and stable saturation characteristics are required under continuous or pulsed DC conditions.
It features complementary pairing with KSB707/KSB708 PNP transistors, supports pulse operation up to 15 A (PW ≤ 300 µs, duty ≤ 10%), and exhibits junction temperature limits of 150°C with storage range from –55°C to +150°C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCEO | 80 V - Maximum safe collector-emitter voltage before breakdown in common-emitter configuration. |
| IC (DC) | 7 A - Continuous collector current rating defining steady-state power handling capability. |
| PC (TC=25°C) | 40 W - Thermal power limit at heatsink-mounted case temperature; requires external heatsinking. |
| hFE (IC=3A) | 40–200 - DC current gain range across R/O/Y classifications; determines base drive sizing for saturation. |
| VCE(sat) | ≤0.5 V @ IC=5A/IB=0.5A - Low saturation voltage enabling efficient switching with minimal conduction loss. |
| TJ | 150°C - Maximum allowable junction temperature; sets thermal design margin for reliability. |
Pinout & Package
Package: TO-220 (3-lead, through-hole, insulated tab). Standard outline per Fairchild Rev. A (Feb 2000), with mechanical dimensions including 15.90 mm height, 10.08 mm width, and 18.95 mm max length.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Base | Control terminal; accepts ~0.5 A base current to fully saturate 5 A collector current. |
| 2 | Collector | Main high-current output path; electrically connected to metal tab for heatsinking. |
| 3 | Emitter | Reference/return path; common node for load connection in common-emitter configuration. |
Key Features
| Feature | Design Value |
|---|---|
| Complementary Pairing | Designed as NPN counterpart to KSB707/KSB708 PNP transistors for push-pull amplifier stages. |
| Pulse Current Capability | Supports 15 A pulsed collector current (PW ≤ 300 µs, duty ≤ 10%) for transient load handling. |
| Low VCE(sat) | 0.5 V max ensures <0.25 W conduction loss at 5 A, reducing thermal stress in switching mode. |
| TO-220 Thermal Interface | Insulated tab allows direct mounting to heatsink without isolation hardware, simplifying thermal management. |
Applications
| Industrial Motor Control | Audio Power Amplifier |
|---|---|
Use Scenario: Driving solenoids, relays, and small DC motors in programmable logic controller (PLC) output modules. IC Role / Device Role / Timing Role: NPN power switch controlling 24–48 V DC loads with 5–7 A peak current. Use Value: 80 V VCEO and 40 W PC enable reliable operation under inductive kickback and ambient temperature variations. | Use Scenario: Output stage in Class-AB audio amplifiers delivering 10–20 W into 4–8 Ω speakers. IC Role / Device Role / Timing Role: Linear amplification transistor biased in active region for analog signal reproduction. Use Value: hFE stability across 3–5 A and low VCE(sat) minimize distortion and thermal drift during sustained output. |
| DC-DC Converter Switch | Power Supply Regulator |
Use Scenario: Low-frequency switching element in flyback or forward converter primary-side circuits operating below 20 kHz. IC Role / Device Role / Timing Role: Main power switch turning on/off transformer primary winding under PWM control. Use Value: Robust SOA and 15 A pulse rating accommodate transformer magnetizing current surges without secondary breakdown. | Use Scenario: Series pass transistor in linear regulated power supplies delivering up to 5 A at 5–15 V output. IC Role / Device Role / Timing Role: Adjustable current-handling element dissipating excess input-output voltage difference. Use Value: 40 W collector dissipation at TC = 25°C supports >3 V dropout at full load with proper heatsinking. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar NPN power transistor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MJD127G | VCEO = 100 V, IC = 8 A, hFE min = 30 @ IC = 3 A; TO-263 surface-mount package. | Higher voltage rating but SMT-only; unsuitable for through-hole legacy designs requiring TO-220 footprint. | Select when board space is constrained and reflow assembly is available. |
| KSC2690A | VCEO = 80 V, IC = 5 A, hFE = 40–200; TO-220 package, same pinout (B-C-E). | Slightly lower IC rating; otherwise functionally aligned for drop-in replacement in non-current-critical positions. | Prefer when exact pin compatibility and identical mounting are required with minor current margin reduction. |
Compared with MJD127G and KSC2690A, the KSD569RTU offers optimal balance of 80 V/7 A rating, TO-220 through-hole compatibility, and proven industrial thermal behavior-making it preferred for retrofit, repair, and cost-sensitive through-hole power designs.
Availability
KSD569RTU is available at Aetrix Electronics and suitable for industrial motor control, audio power amplification, DC-DC converter switching, and linear power supply regulation requiring stable component supply and long-term obsolescence mitigation.
Supply support for KSD569RTU includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
ON Semiconductor (acquired Fairchild Semiconductor in 2016) is a global semiconductor supplier focused on energy-efficient power management, analog, and discrete solutions.
The KSD569RTU belongs to Fairchild's legacy low-frequency power transistor family, engineered specifically for industrial switching and linear amplification where ruggedness, thermal stability, and predictable SOA are prioritized over RF or high-speed switching performance.
FAQ
What is the maximum collector-emitter voltage rating for KSD569RTU?
The KSD569RTU has a maximum collector-emitter voltage (VCEO) rating of 80 V at TC = 25°C. This rating defines the upper limit for safe operation in common-emitter configuration under DC or low-frequency conditions. Exceeding this voltage risks avalanche breakdown. The KSD569RTU datasheet confirms this value in its Absolute Maximum Ratings table and distinguishes it from the KSD568RTU, which is rated at 60 V VCEO.
Does KSD569RTU support pulse operation, and what are the limits?
Yes, the KSD569RTU supports pulsed collector current up to 15 A, provided pulse width does not exceed 300 µs and duty cycle remains ≤10%. These conditions are specified in the Absolute Maximum Ratings section of the Fairchild datasheet. Pulse testing uses stricter conditions (PW ≤ 350 µs, duty ≤ 2%) for characterization, but the 300 µs/10% limit applies to real-world intermittent operation. The KSD569RTU must be thermally managed accordingly during such pulses.
What is the pin configuration of KSD569RTU, and how is the tab connected?
The KSD569RTU uses a standard TO-220 package with pinout: Pin 1 = Base, Pin 2 = Collector, Pin 3 = Emitter. The metal tab is electrically connected to the Collector (Pin 2), confirmed by Fairchild's package diagram and mechanical drawings. This requires electrical isolation (e.g., mica washer or sil-pad) when mounting to a grounded heatsink unless circuit topology permits collector-to-chassis connection.
How does hFE classification affect KSD569RTU selection?
The KSD569RTU is offered in R, O, and Y hFE classifications: R = 40–80, O = 60–120, Y = 100–200 (measured at VCE = 1 V, IC = 3 A). This binning affects base drive design-higher hFE variants reduce required base current for the same collector current. The KSD569RTU part number suffix does not encode classification; users must specify R/O/Y when ordering to match circuit gain requirements.
Is KSD569RTU suitable for linear regulator applications?
Yes, the KSD569RTU is suitable for series pass transistor roles in linear regulators due to its 40 W collector dissipation at TC = 25°C, low VCE(sat) (≤0.5 V), and stable hFE across operating current. It can sustain ≥5 A output with appropriate heatsinking and dropout voltage margins. The KSD569RTU's SOA curve (Figure 5 in datasheet) confirms safe operation under DC bias conditions typical of linear regulation.
KSD569RTU Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- TO-220-3
- Packaging:
- Tube
- Product Status:
- Obsolete
- Transistor Type:
- NPN
- Current - Collector (Ic) (Max):
- 7 A
- Voltage - Collector Emitter Breakdown (Max):
- 80 V
- Vce Saturation (Max) @ Ib, Ic:
- 500mV @ 500mA, 5A
- Current - Collector Cutoff (Max):
- 10µA (ICBO)
- DC Current Gain (hFE) (Min) @ Ic, Vce:
- 40 @ 3A, 1V
- Power - Max:
- 1.5 W
- Frequency - Transition:
- -
- Operating Temperature:
- 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- TO-220-3
KSD569RTU FAQ
1.How can I place an order for KSD569RTU through Aetrix?
Please submit a Request for Quotation (RFQ) for KSD569RTU on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for KSD569RTU reliable?
The price and inventory of KSD569RTU are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for KSD569RTU is usually 5 days.
3.What payment methods are accepted for KSD569RTU?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for KSD569RTU transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for KSD569RTU?
KSD569RTU orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your KSD569RTU order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for KSD569RTU?
For technical support, including KSD569RTU datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your KSD569RTU requirements.
6.How does Aetrix verify that KSD569RTU is sourced from the original manufacturer or authorized distributors?
All KSD569RTU products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that KSD569RTU meets industry standards.
7.What is the process for return or replacement of KSD569RTU?
All KSD569RTU units undergo pre-shipment inspection (PSI). If there is an issue with KSD569RTU, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The KSD569RTU part is unused and in its original packaging.
Return procedure for KSD569RTU:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
KSD569RTU Tags

-
MMBT3906LT1G
onsemi

-
MMBT3904-7-F
Diodes Incorporated

-
MMBT3904LT1G
onsemi

-
MMBT3906-7-F
Diodes Incorporated

-
MMBT3904-TP
Micro Commercial Co

-
MMBT2222A-7-F
Diodes Incorporated

-
BC846BLT1G
onsemi

-
BC847B,215
Nexperia USA Inc.

-
SMMBT3904LT1G
onsemi

-
MMBT2222A-TP
Micro Commercial Co

-
MMBTA06LT1G
onsemi

-
MMBT2222ALT1G
onsemi
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

