STMicroelectronics L5050STR
- Part No.:
- L5050STR
- Manufacturer:
- STMicroelectronics
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
L5050STR.pdf
- Description:
- IC REG LINEAR 5V 50MA 8SO
- Quantity:
- Payment:

- Shipping:

Inventory:3,589
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
L5050STR from STMicroelectronics is a dual-output, electrically isolated 5 V low-dropout linear voltage regulator in SO-8 package, AEC-Q100 qualified for automotive use. It delivers 2×50 mA DC output current, maintains ±2% output voltage accuracy over −40 °C to +150 °C, and features two independent enable inputs (EN1/EN2), thermal shutdown, and short-circuit protection. Used in body control modules and ADAS domain controllers requiring redundant 5 V supplies.
For engineers reviewing the L5050STR datasheet, L5050STR pinout, L5050STR application, or L5050STR equivalent, key selection criteria include dual isolated 5 V outputs with independent enables, 500 mV max dropout at 100 mA pulsed, 5 µA quiescent current per channel when disabled, and SO-8 footprint compatibility with automotive thermal and reliability requirements.
Technical Context
The L5050STR implements two independent p-channel MOSFET-based LDO regulators in a single SO-8 package, each with dedicated input (VS1/VS2), ground (GND1/GND2), output (VO1/VO2), and enable (EN1/EN2) terminals. This architecture enables true electrical isolation between outputs-no shared internal reference or power path-supporting fault-tolerant dual-rail designs.
Each regulator uses a pre-trimmed 2.5 V bandgap reference and adaptive quiescent current control, reducing Iqn to 5 µA per channel when disabled and scaling up to 2.2 mA under full 100 mA pulsed load. Protection includes foldback current limiting, thermal shutdown at 150 °C (10 °C hysteresis), and robust ESD tolerance (±750 V CDM).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output voltage | 5.0 V ±2% - guaranteed across −40 °C to +150 °C junction temperature, line (5.6–31 V), and load (5–100 mA pulsed). |
| Max dropout voltage | 500 mV at 100 mA pulsed - enables stable regulation even during cold-crank battery dips down to 5.6 V input. |
| Quiescent current | 5 µA per channel with EN = LOW - minimizes standby power in always-on automotive modules (e.g., CAN wake-up circuits). |
| DC output current | 2×50 mA continuous - supports dual microcontroller I/O rails or sensor + MCU pair without external splitting. |
| Input voltage range | 5.6 V to 40 V DC - withstands load dump transients up to 40 V, compliant with ISO 7637-2 Pulse 5a. |
| Enable threshold | VEN_H = 3 V min, VEN_L = 1 V max - compatible with 3.3 V and 5 V logic, with 800 mV hysteresis preventing chatter during slow-rising signals. |
| Thermal shutdown | 150 °C activation, 140 °C release - protects against PCB overheating in sealed enclosures with limited airflow. |
Pinout & Package
Package: SO-8 (Small Outline, 8-pin), ECOPACK® compliant, tape-and-reel (TR) packaging. Thermal resistance RthJA = 94 °C/W on 1-layer FR4 (77 mm × 86 mm, 2 cm² copper).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GND1 | Ground reference for regulator 1 | Must be connected to local ground plane near VO1; not internally tied to GND2 - enables galvanic isolation between channels. |
| VO1 | 5 V regulated output 1 | Requires ≥220 nF ceramic capacitor to GND1 for stability; supports up to 100 mA pulsed load. |
| GND2 | Ground reference for regulator 2 | Independent return path; allows separate grounding for noise-sensitive subsystems (e.g., analog sensors vs digital logic). |
| VO2 | 5 V regulated output 2 | Electrically isolated from VO1; same stability and current specs as VO1. |
| VS2 | Supply voltage input 2 | Accepts 5.6–40 V; must be decoupled to GND2 with ≥220 nF capacitor close to pin. |
| EN2 | Enable input for regulator 2 | Active-high (≥3 V); pulls down to ≤1 V to disable VO2 and reduce Iqn to 5 µA. |
| VS1 | Supply voltage input 1 | Can be tied to VS2 for common-input configuration or separated for dual-supply redundancy. |
| EN1 | Enable input for regulator 1 | Independent control of VO1; enables staggered power-up sequencing in multi-rail systems. |
Key Features
| Feature | Design Value |
|---|---|
| Dual electrically isolated outputs | VO1 and VO2 share no internal reference or power path - eliminates single-point failure in safety-critical 5 V rails. |
| AEC-Q100 Grade 0 qualification | Validated for −40 °C to +150 °C operation - meets automotive engine bay and ADAS module ambient requirements. |
| Low quiescent current per channel | 5 µA with EN = LOW - extends battery life in parked-mode applications (e.g., telematics, alarm systems). |
| Pulsed current capability | 2×100 mA peak (duration limited by thermal design) - supports burst-mode MCU peripherals without external boost. |
| Integrated protection | Thermal shutdown, short-circuit current limiting (200–550 mA), and ESD robustness (±750 V CDM) - reduces need for external protection components. |
Applications
| Body Control Module (BCM) | ADAS Domain Controller |
|---|---|
|
Use Scenario: Powering microcontroller I/O banks and LIN transceivers in centralized vehicle body electronics. IC Role / Device Role / Timing Role: Dual 5 V LDO supplying isolated rails for MCU core logic (VO1) and communication peripherals (VO2), enabling independent reset and power-gating. Use Value: Eliminates need for two discrete SO-8 regulators, saving 22 mm² PCB area while maintaining fault isolation between safety and non-safety domains. |
Use Scenario: Providing clean 5 V bias to radar sensor interface ICs and camera ISP power domains. IC Role / Device Role / Timing Role: Electrically isolated VO1 powers analog front-end circuitry; VO2 powers digital processing blocks - prevents noise coupling into sensitive RF paths. Use Value: Achieves >60 dB PSRR at 100 Hz (per Figure 18) without additional ferrite beads, simplifying EMC filtering in compact ADAS housings. |
| Infotainment Head Unit | Electronic Power Steering (EPS) |
|
Use Scenario: Supplying 5 V to touch controller and display timing ICs in automotive infotainment displays. IC Role / Device Role / Timing Role: VO1 powers capacitive touch ASIC; VO2 powers display serial interface (DSI) PHY - independent enable allows touch sleep mode without display shutdown. Use Value: Reduces system-level standby current by 5 µA per enabled channel, extending "soft power-off" duration before battery drain. |
Use Scenario: Delivering redundant 5 V supplies to torque sensor signal conditioning and motor control MCU in EPS systems. IC Role / Device Role / Timing Role: VO1 and VO2 feed separate ASIL-B compliant monitoring paths; dual EN pins support diagnostic self-test sequencing. Use Value: Meets ISO 26262 hardware fault tolerance requirements for dual-channel voltage monitoring without external supervision ICs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TLE42744DV33 | Single 3.3 V output, no dual-isolated topology; higher Iqn (15 µA) and lower max input (40 V same). | Not suitable for dual 5 V rail generation; requires two devices for equivalent functionality. | Select only if 3.3 V (not 5 V) output and single-rail operation are acceptable. |
| TPS7B8750QKVURQ1 | Single 5 V output, 150 mA continuous, lower dropout (300 mV), but no second isolated channel or dual EN. | Cannot replace L5050STR's dual-rail isolation; needs external logic for channel enable coordination. | Choose when higher current per rail is required and isolation is not critical. |
Compared with TLE42744DV33 and TPS7B8750QKVURQ1, the L5050STR uniquely integrates two fully isolated 5 V LDOs with independent enables in one SO-8 package-reducing BOM count, PCB area, and inter-channel coupling risk in ASIL-B/C automotive systems.
Availability
L5050STR is available at Aetrix Electronics and suitable for automotive body control modules, ADAS domain controllers, infotainment head units, and electronic power steering systems requiring stable component supply with AEC-Q100 compliance and long-term production continuity.
Supply support for L5050STR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader specializing in automotive, industrial, and power management ICs, with broad manufacturing scale and automotive-grade quality systems.
The L5050 series belongs to ST's automotive LDO portfolio, designed specifically for redundant, isolated 5 V regulation in harsh-environment vehicle electronics where functional safety and thermal resilience are mandatory.
FAQ
What is the maximum allowable pulsed output current per channel?
The L5050STR supports up to 100 mA pulsed current per channel (VO1 or VO2), with pulse duration constrained by thermal limits. At TJ = 125 °C, current limitation drops to ~170 mA (Figure 13); sustained 100 mA pulses require adequate PCB copper area (≥2 cm²) and ambient <85 °C to avoid thermal shutdown activation.
Can VS1 and VS2 be connected to the same input source?
Yes - VS1 and VS2 may be tied together for a common-input configuration (Figure 20), simplifying power routing. However, GND1 and GND2 must remain physically separate on the PCB to preserve electrical isolation between VO1 and VO2 outputs.
Is an external capacitor required on the EN pins?
No external capacitor is required on EN1 or EN2. The enable inputs have built-in hysteresis (800 mV) and leakage current <10 µA (Table 6). For noise immunity in high-EMI environments, a 100 pF capacitor to GND per EN pin is optional but not specified in the datasheet.
Does the L5050STR support reverse-battery protection?
No - the L5050STR lacks integrated reverse-polarity protection. External protection (e.g., series Schottky diode or ideal diode controller) is required if the application risks −12 V battery connection. Absolute maximum rating for VS is −0.3 V (Table 3), beyond which permanent damage may occur.
L5050STR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 40V
- Voltage - Output (Min/Fixed):
- 5V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.5V @ 50mA
- Current - Output:
- 50mA
- Current - Quiescent (Iq):
- 50 µA
- Current - Supply (Max):
- 4.2 mA
- PSRR:
- 60dB (100Hz)
- Control Features:
- Enable
- Protection Features:
- Over Temperature, Short Circuit
- Operating Temperature:
- -40°C ~ 150°C (TJ)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
L5050STR FAQ
1.How can I place an order for L5050STR through Aetrix?
Please submit a Request for Quotation (RFQ) for L5050STR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for L5050STR reliable?
The price and inventory of L5050STR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for L5050STR is usually 5 days.
3.What payment methods are accepted for L5050STR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for L5050STR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for L5050STR?
L5050STR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your L5050STR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for L5050STR?
For technical support, including L5050STR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your L5050STR requirements.
6.How does Aetrix verify that L5050STR is sourced from the original manufacturer or authorized distributors?
All L5050STR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that L5050STR meets industry standards.
7.What is the process for return or replacement of L5050STR?
All L5050STR units undergo pre-shipment inspection (PSI). If there is an issue with L5050STR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The L5050STR part is unused and in its original packaging.
Return procedure for L5050STR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
L5050STR Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…

