Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > AC DC Converters, Offline Switches

STMicroelectronics L5991D013TR

Name: L5991D013TR
Brand: STMicroelectronics
SKU: L5991D013TR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: L5991D013TR

Manufacturer:: STMicroelectronics

Category:: AC DC Converters, Offline Switches

Package:: 16-SOIC (0.154", 3.90mm Width)

Datasheet:: L5991D013TR.pdf

Description:: IC OFFLINE SWITCH MULT TOP 16SO

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,620

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

L5991D013TR from STMicroelectronics is a primary-side current-mode PWM controller IC for offline and DC-DC flyback power supplies, featuring programmable soft start (14–26 µA charge current), 100% and 50% selectable maximum duty cycle limits, internal 100 ns leading-edge blanking on current sense, and standby mode that reduces oscillator frequency under light load. It delivers 1 A peak gate drive for external MOSFETs and supports synchronization in master/slave configurations.

For engineers reviewing the L5991D013TR datasheet, L5991D013TR pinout, L5991D013TR application, or L5991D013TR equivalent, key selection criteria include its dual-frequency standby operation (f_osc/f_SB ≤ 5.5), precise 5.0 V ±1.5% reference with 4.80–5.130 V total variation, and integrated pulse-by-pulse current limiting with hiccup-mode fault recovery.

Technical Context

The L5991D013TR implements fixed-frequency current-mode control using a BCD60II process, with an internal oscillator whose ramp valley (0.75–1.05 V) and peak (2.8–3.2 V) define timing. Its error amplifier provides 60–90 dB open-loop gain, 1.7–4 MHz unity-gain bandwidth, and 8 V/µs slew rate to support wide-bandwidth loop compensation.

Standby mode is triggered by monitoring V_COMP: when it falls below VT1 = 2.5 V (falling edge), oscillator frequency drops to f_SB; recovery occurs at VT2 = 4.0 V (rising edge), with hysteresis preventing chatter. Both f_osc and f_SB are externally set via RCT network (RA//RB for normal, RA only for standby), with KT = 90 ns or 160 ns depending on DC-LIM pin state.

Key Specifications

Parameter	Value and Actual Design Meaning
V_REF	5.0 V ±1.5% at 25°C; stable over line/load/temp (4.80–5.130 V); powers external circuitry and sets oscillator timing.
f_SW Range	Up to 1 MHz; programmable via RCT/CT; halved when DC-LIM = V_REF.
I_OUT Peak	1.5 A pulsed; drives power MOSFET gates directly without external buffer.
I_STARTUP	<120 µA; enables low-loss resistor-based startup networks in high-voltage offline designs.
Leading Edge Blanking	100 ns internal; suppresses false overcurrent trips during MOSFET turn-on transients.
UVLO Hysteresis	4.5 V (L5991) or 0.5–0.8 V (L5991A); prevents oscillation near turn-on threshold.
Soft Start Current	14–26 µA; linearly ramps COMP voltage to limit inrush current during startup and fault recovery.

Pinout & Package

Package: SO16 (Small Outline, 16-pin, surface-mount). Thermal resistance: 120 °C/W (junction-to-ambient).

Pin/Terminal	Circuit Role	Design Meaning
1 SYNC	In/out synchronization node	Master: outputs 4 V, 7 mA pulses on oscillator falling edge; slave: edge-triggered input with 1 V low / 3.5 V high thresholds.
2 RCT	Oscillator timing node	Charges CT via RA//RB (normal) or RA only (standby); sets f_osc and f_SB per equations (1) and (2).
3 DC	Duty cycle control input	Bias voltage (1–3 V) sets max duty cycle; <1 V disables output; floating = no limit.
4 V_REF	5 V reference output	Stable 5.0 V ±1.5%; sinks 30–150 mA; used for biasing, timing, and DC-LIM configuration.
5 V_FB	Error amp inverting input	Compares feedback signal to internal 2.5 V reference; sets COMP voltage to regulate output.
6 COMP	Error amp output	Drives PWM comparator; monitored for standby entry/exit; requires external RC compensation to V_FB.
7 SS	Soft-start capacitor node	Charged at 14–26 µA; clamps COMP during ramp-up; initiates hiccup-mode restart on overcurrent.
8 V_CC	Signal supply input	Starts at 14–16 V (UVLO ON), shuts down below 9–11 V; internal 25 V Zener clamp.
9 V_C	Power stage supply	Supplies gate driver; accepts pulsed current; decoupled to PGND via local capacitor.
10 OUT	High-current gate driver output	Sources 1.5 A peak; drives N-channel MOSFET gates directly; rise/fall times 50–100 ns / 20–60 ns (1 nF load).
11 PGND	Power ground	Return path for gate drive current and power stage; separate from SGND to reduce noise coupling.
12 SGND	Signal ground	Reference for V_REF, V_FB, COMP, SS, and internal logic; must be star-connected to PGND at single point.
13 I_SEN	Current sense input	Monitors primary current via sense resistor; 1.1–1.3 V fault threshold; 100 ns blanking applied.
14 DIS	Disable input	Active-high shutdown; >2.4 V disables IC; must not float; tied to SGND if unused.
15 DC-LIM	Duty cycle limit select	V_REF = 50% max duty; floating or GND = 100% max duty; defines dead time via KT parameter.
16 ST-BY	Standby control	Resistor to RCT sets standby threshold; V_REF or floating = standby disabled; enables automatic f_SB reduction.

Key Features

Feature	Design Value
Programmable dual-frequency operation	f_osc and f_SB independently set via RCT network; ratio ≤5.5 ensures stable transition.
Integrated hiccup-mode overcurrent protection	Trips at 1.2 V on I_SEN; forces soft-start restart instead of latch-off, enabling self-recovery from short circuits.
100% and 50% selectable max duty cycle	Configured via DC pin voltage (1–3 V) and DC-LIM pin state; supports both CCM and DCM flyback designs.
Low-startup-current UVLO	Turns on at 14–16 V (L5991), draws <120 µA before enable; minimizes losses in high-impedance startup networks.
IN/OUT synchronization capability	Supports master (pulse output) or slave (edge-triggered input) modes; enables multi-controller phase interleaving.

Applications

AC-DC Adapter

Industrial SMPS

Use Scenario: 12 V/3 A isolated flyback adapter for IoT gateway power.

IC Role / Device Role / Timing Role: Primary-side PWM controller regulating output via optocoupler feedback; sets switching frequency (300 kHz) and max duty cycle (75%) via RCT/DC pins.

Use Value: Standby mode reduces no-load consumption to <300 µA by dropping f_SW to 60 kHz, meeting Level VI efficiency requirements.

Use Scenario: 24 V/10 A industrial power supply with overvoltage/overcurrent protection.

IC Role / Device Role / Timing Role: Primary controller implementing hiccup-mode fault response and synchronized disable for OVP shutdown.

Use Value: 1.5 A gate drive eliminates external buffer; 100 ns blanking prevents false trips during MOSFET turn-on, improving reliability under transient loads.

LED Driver

USB PD Auxiliary Supply

Use Scenario: Constant-current 48 V LED string driver with dimming interface.

IC Role / Device Role / Timing Role: Controls primary MOSFET in flyback topology; uses DC pin to adjust max duty cycle for dimming range (10–100%).

Use Value: Programmable soft start (26 µA) ensures smooth current ramp, eliminating LED flash during power-up.

Use Scenario: 5 V/2 A auxiliary supply for USB PD controller and level-shifters.

IC Role / Device Role / Timing Role: Compact SO16 controller managing low-power flyback with tight regulation and fast transient response.

Use Value: 5.0 V ±1.5% V_REF powers PD controller's analog blocks; 8 V/µs slew rate enables <10 µs load-step recovery.

Equivalent & Alternatives

The following parts are listed as comparable options for similar primary-side PWM controller applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
UC3844BD1R2G	Fixed 52 kHz frequency; no standby mode; 1 A peak output; no sync capability.	Lacks light-load efficiency optimization; requires external soft-start and fault latching.	Choose for cost-sensitive, fixed-frequency designs where standby is unnecessary.
ICE2QS03G	Quasi-resonant controller; integrated 650 V MOSFET; no external RCT programming; higher integration.	Designed for QR flyback only; not suitable for CCM or synchronous rectification control.	Prefer for simplified QR designs targeting lower EMI and higher efficiency at medium load.

Compared with UC3844BD1R2G and ICE2QS03G, the L5991D013TR uniquely combines programmable dual-frequency operation, hiccup-mode recovery, and full synchronization-enabling optimized efficiency across full load range while supporting complex multi-rail or interleaved systems.

Availability

L5991D013TR is available at Aetrix Electronics and suitable for AC-DC adapters, industrial SMPS, LED drivers, and USB PD auxiliary supplies requiring stable component supply, long-term lifecycle support, and consistent parametric performance across temperature and voltage ranges.

Supply support for L5991D013TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing silicon solutions for automotive, industrial, and power management applications.

The L5991D013TR belongs to ST's MultiPower BCD technology family, engineered specifically for high-voltage, high-efficiency primary-side controllers in offline flyback converters with stringent light-load and fault-recovery requirements.

FAQ

What is the purpose of the ST-BY pin, and how is it configured?

The ST-BY pin enables automatic standby mode by connecting a resistor between ST-BY and RCT. When V_COMP falls below 2.5 V, the IC reduces oscillator frequency to f_SB; recovery occurs at 4.0 V. Leaving ST-BY unconnected or tying it to V_REF disables standby. The resistor value sets the light-load detection threshold based on converter power level.

How does the DC-LIM pin affect maximum duty cycle and dead time?

When DC-LIM is connected to V_REF, maximum duty cycle is limited to 50%, and KT = 90 ns is used in oscillator timing equations-reducing dead time. When floating or grounded, 100% duty cycle is allowed and KT = 160 ns applies, increasing dead time. This selection directly impacts flyback transformer design and peak current handling.

Can the L5991D013TR synchronize with an external clock, and what are the timing constraints?

Yes-the SYNC pin operates in slave mode when an external clock is applied. It triggers on rising edges with 1 V low / 3.5 V high thresholds and draws ≤0.5 mA. For reliable synchronization, the external frequency must exceed the programmed f_osc by ≥10–20% to avoid metastability, and the SYNC signal must be clean and edge-sharp.

What happens during overcurrent fault, and how does hiccup mode differ from latch-off?

On overcurrent (ISEN > 1.2 V), the IC enters hiccup mode: it disables the output, discharges SS, then re-initiates soft-start after a delay defined by CSS, ISSC, and ISSD. Unlike latch-off, hiccup allows autonomous recovery without external reset-critical for intermittent faults-but requires external components to limit stress during pulse-by-pulse limiting (A→C in Fig. 25).

L5991D013TR Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: -

Package/Case:: 16-SOIC (0.154", 3.90mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Output Isolation:: Isolated

Internal Switch(s):: No

Voltage - Breakdown:: -

Topology:: Boost, Flyback

Voltage - Start Up:: 15 V

Voltage - Supply (Vcc/Vdd):: 10V ~ 20V

Duty Cycle:: 93%

Frequency - Switching:: Up to 1MHz

Power (Watts):: -

Fault Protection:: Current Limiting, Over Voltage

Control Features:: Frequency Control, Soft Start, Sync

Operating Temperature:: -40°C ~ 150°C (TJ)

Grade:: -

Qualification:: -

Supplier Device Package:: 16-SO

Mounting Type:: Surface Mount

L5991D013TR FAQ

1.How can I place an order for L5991D013TR through Aetrix?

Please submit a Request for Quotation (RFQ) for L5991D013TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for L5991D013TR reliable?

The price and inventory of L5991D013TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for L5991D013TR is usually 5 days.

3.What payment methods are accepted for L5991D013TR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for L5991D013TR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for L5991D013TR?

L5991D013TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your L5991D013TR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for L5991D013TR?

For technical support, including L5991D013TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your L5991D013TR requirements.

6.How does Aetrix verify that L5991D013TR is sourced from the original manufacturer or authorized distributors?

All L5991D013TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that L5991D013TR meets industry standards.

7.What is the process for return or replacement of L5991D013TR?

All L5991D013TR units undergo pre-shipment inspection (PSI). If there is an issue with L5991D013TR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The L5991D013TR part is unused and in its original packaging.

Return procedure for L5991D013TR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…