Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > PFC (Power Factor Correction)

STMicroelectronics L6561D013TR

Name: L6561D013TR
Brand: STMicroelectronics
SKU: L6561D013TR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: L6561D013TR

Manufacturer:: STMicroelectronics

Category:: PFC (Power Factor Correction)

Package:: 8-SOIC (0.154", 3.90mm Width)

Datasheet:: L6561D013TR.pdf

Description:: IC PFC CTRLR TRANSITION 8SO

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,443

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

L6561D013TR from STMicroelectronics is a transition-mode Power Factor Correction (PFC) controller IC designed for AC-DC front-end stages in electronic lamp ballasts, SMPS, and adapters. It features ±400mA totem-pole gate drive, 1% precision internal 2.5V reference (at Tj = 25°C), micro-power start-up current (50µA typ.), and integrated zero-current detection with disable function on ZCD pin.

For engineers reviewing the L6561D013TR datasheet, L6561D013TR pinout, L6561D013TR application, or L6561D013TR equivalent, key selection criteria include OVP threshold adjustability (via R1/R2), THD performance across 85–265VAC input, dynamic/static overvoltage protection timing, and compatibility with MOSFET/IGBT switching in boost PFC topologies.

Technical Context

The L6561D013TR implements a mixed-signal BCD process-based analog multiplier with linear operation up to 3.5V on MULT pin and gain of 0.45–0.75 V⁻¹. Its error amplifier delivers 60–80dB open-loop gain and 1MHz GBW, enabling stable compensation with external RC networks between COMP and INV pins.

Transition-mode operation is enforced via zero-current detection on ZCD pin, with 2.1V rising-edge threshold and 0.3–0.7V hysteresis. The internal start-up timer (70–400µs) and disable function (150–250mV threshold on ZCD) support low-power standby modes without external circuitry.

Key Specifications

Parameter	Value and Actual Design Meaning
V_REF	2.5V ±1% at Tj = 25°C - sets precise output voltage regulation point via R1/R2 divider
I_START-U	50µA typical - enables direct high-resistance VCC bootstrap without auxiliary winding
I_q	4mA typical - minimizes quiescent power loss in continuous operation
I_GD	±400mA peak - drives gate capacitance of STP8NA50/STP7NA40 MOSFETs directly
OVP Trigger Current	40µA typical - initiates dynamic OVP when output overvoltage exceeds ∆V_out = R1 × 40µA
ZCD Threshold	2.1V rising edge - synchronizes switching to inductor current zero-crossing for soft switching
UVLO Hysteresis	2.5V typical - ensures clean turn-on/turn-off at V_CC = 12V ON / 9.5V OFF

Pinout & Package

DIP-8 package with through-hole mounting; 0.3-inch width, 10.92mm body length, and 2.54mm lead pitch per JEDEC MS-001.

Pin/Terminal	Circuit Role	Design Meaning
1 (INV)	Inverting input of error amplifier	Connects to voltage divider from regulated output; sets feedback reference point at 2.5V
2 (COMP)	Error amplifier output	Drives multiplier input; requires external RC compensation network to INV pin for loop stability
3 (MULT)	Multiplier input	Accepts rectified mains signal; enables line-voltage feedforward for low-THD operation
4 (CS)	Current sense comparator input	Monitors MOSFET source current via sense resistor; triggers switch turn-off at programmed peak current
5 (ZCD)	Zero-current detector input	Grounding disables device (I_q drops to 1.4mA); rising edge at 2.1V starts new switching cycle
6 (GND)	Analog/digital ground return	Common reference for control circuitry and driver stage; must be low-impedance path
7 (GD)	Gate driver output	Totem-pole stage delivers ±400mA to drive MOSFET gate; 40–100ns rise/fall time into 1nF load
8 (VCC)	Supply voltage input	Operates from 11–18V; includes UVLO with 2.5V hysteresis and internal zener clamp at 20V

Key Features

Feature	Design Value
Integrated OVP with dual-stage response	Dynamic OVP (40µA trigger) + Static OVP (2.25V threshold) prevents sustained overvoltage damage
No external current-sense filter required	On-chip current sense filtering eliminates need for RC low-pass network at CS pin
Disable function via ZCD pin	Pulling ZCD ≤150mV reduces I_q to 1.4mA, enabling low-power standby without external logic
Transition-mode optimized architecture	ZCD synchronization and soft-start timer ensure zero-voltage switching across universal input range
Mixed BCD process implementation	Enables 1% reference accuracy, micro-power start-up, and ±400mA drive in single DIP-8 package

Applications

Electronic Lamp Ballast

Universal Input AC-DC Adapter

Use Scenario: 80W fluorescent lamp ballast operating from 85–265VAC mains with 400V DC bus.

IC Role / Device Role / Timing Role: PFC controller enforcing transition-mode boost topology with ZCD-synchronized switching.

Use Value: Achieves PF >0.999 and THD <2.9% (with reducer) across full input range per EVAL6561-80 test data.

Use Scenario: 120W LED driver adapter for commercial lighting with 400V/120W output.

IC Role / Device Role / Timing Role: Primary-side PFC controller regulating boost converter output while maintaining THD <5.0% at 110VAC.

Use Value: Enables single-stage PFC design eliminating secondary regulation complexity and reducing BOM count.

Industrial SMPS Front-End

Wide-Range Mains UPS Charger

Use Scenario: 80W industrial SMPS with 85–265VAC input and 400V DC bus for downstream DC-DC conversion.

IC Role / Device Role / Timing Role: Transition-mode PFC controller managing energy transfer timing via ZCD pin and internal multiplier.

Use Value: Delivers 97.3% efficiency and PF = 0.893 at 265VAC, meeting IEC 61000-3-2 Class C limits.

Use Scenario: 80W battery charger in line-interactive UPS supporting 85–265VAC input with hold-up time compliance.

IC Role / Device Role / Timing Role: High-precision PFC controller maintaining regulated 400V bus during brownout conditions using UVLO hysteresis.

Use Value: Ensures stable DC bus under low-line conditions (85VAC) with only 14V output ripple (∆V_o).

Equivalent & Alternatives

The following parts are listed as comparable options for similar PFC controller applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
UCC28019DR	Fixed-frequency CCM PFC controller; no ZCD pin; requires external current sense amplifier	Designed for higher-power (>200W), fixed-frequency continuous conduction mode systems	Select when CCM operation and higher average current handling are required over transition-mode efficiency
FAN7930C	Transition-mode PFC controller with 200mA sink/source drive; no integrated OVP comparator	Targets cost-sensitive consumer adapters; relies on external OVP circuitry	Choose where lower gate drive strength and external protection are acceptable for sub-65W designs

Compared with UCC28019DR and FAN7930C, the L6561D013TR uniquely combines ZCD-synchronized transition-mode operation, ±400mA drive, and dual-stage OVP in DIP-8 - making it optimal for 65–120W universal-input ballasts and adapters requiring minimal external components and robust overvoltage immunity.

Availability

L6561D013TR is available at Aetrix Electronics and suitable for electronic lamp ballasts, universal-input AC-DC adapters, and industrial SMPS front-end designs requiring stable component supply, long-term lifecycle support, and consistent parametric performance across temperature.

Supply support for L6561D013TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in power management, analog, and automotive ICs with vertical manufacturing capabilities.

The L6561 belongs to ST's legacy Power Factor Correction controller product line, engineered specifically for transition-mode boost converters in lighting and adapter applications demanding high THD performance and input voltage flexibility.

FAQ

What is the recommended minimum value for the R1 resistor used in the OVP circuit?

The OVP triggering current is 40µA typical, so R1 must be sized such that ∆V_out = R1 × 40µA defines the overvoltage margin. For a 400V nominal output with ±60V OVP threshold, R1 = 60V / 40µA = 1.5MΩ minimum. ST recommends R1 ≥ 1MΩ to maintain accuracy within 7% OVP tolerance across temperature.

Can the L6561D013TR operate without an external startup resistor?

No - the L6561D013TR requires an external high-value resistor (e.g., 1MΩ) from rectified mains to VCC to provide initial charging current. Its 50µA start-up current is too low for direct connection to bulk capacitor; the resistor ensures reliable turn-on before VCC reaches 12V UVLO threshold.

How does the ZCD pin disable function interact with the internal start-up timer?

When ZCD is pulled ≤150mV, the device enters low-power disable mode (I_q ≈ 1.4mA). Releasing ZCD allows the internal 70–400µs start-up timer to initiate soft-start sequence, re-enabling gate drive only after VCC exceeds 12V and internal references stabilize - preventing erratic turn-on.

Is the 1% reference voltage specification guaranteed over temperature?

No - the 1% precision applies only at Tj = 25°C. Over –40°C to 125°C, V_REF varies from 2.44V to 2.56V (±2.4%), as shown in Figure 14. System-level accuracy must account for this drift when designing R1/R2 feedback dividers for tight output regulation.

L6561D013TR Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: -

Package/Case:: 8-SOIC (0.154", 3.90mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Not For New Designs

Mode:: Discontinuous (Transition)

Frequency - Switching:: -

Current - Startup:: 50 µA

Voltage - Supply:: 11V ~ 18V

Operating Temperature:: -25°C ~ 125°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 8-SOIC

L6561D013TR FAQ

1.How can I place an order for L6561D013TR through Aetrix?

Please submit a Request for Quotation (RFQ) for L6561D013TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for L6561D013TR reliable?

The price and inventory of L6561D013TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for L6561D013TR is usually 5 days.

3.What payment methods are accepted for L6561D013TR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for L6561D013TR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for L6561D013TR?

L6561D013TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your L6561D013TR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for L6561D013TR?

For technical support, including L6561D013TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your L6561D013TR requirements.

6.How does Aetrix verify that L6561D013TR is sourced from the original manufacturer or authorized distributors?

All L6561D013TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that L6561D013TR meets industry standards.

7.What is the process for return or replacement of L6561D013TR?

All L6561D013TR units undergo pre-shipment inspection (PSI). If there is an issue with L6561D013TR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The L6561D013TR part is unused and in its original packaging.

Return procedure for L6561D013TR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…