STMicroelectronics L6563HTR
- Part No.:
- L6563HTR
- Manufacturer:
- STMicroelectronics
- Category:
- PFC (Power Factor Correction)
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
L6563HTR.pdf
- Description:
- IC PFC CTRLR TRANSITION 16SO
- Quantity:
- Payment:

- Shipping:

Inventory:7,325
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
L6563HTR from STMicroelectronics is a high-voltage start-up transition-mode (TM) PFC controller IC designed for the master-stage pre-regulator in AC-DC power supplies. It integrates a 700 V start-up source, bidirectional 1/V² voltage feedforward, tracking boost function, and a ±600/±800 mA totem-pole gate driver. Key confirmed parameters: 1% internal reference (TJ = 25 °C), ≤100 µA start-up current, 6 mA max. operating bias current, and SO-16 package. It enables EN61000-3-2–compliant >400 W SMPS for high-end adapters and LED luminaires.
For engineers reviewing the L6563HTR datasheet, L6563HTR pinout, L6563HTR application, or L6563HTR equivalent, this page delivers verified technical context, exact pin roles, real-world use cases in IEC61000-3-2–compliant systems, and validated alternative controllers with documented functional differences - all grounded in ST's production-grade documentation (DocID16047 Rev 4).
Technical Context
The L6563HTR implements current-mode control in transition mode using a highly linear multiplier with proprietary 1/V² feedforward that corrects gain variation across input voltage range - enabling fast line transient response during both mains surges and drops. Its internal error amplifier uses a 1% accurate 5 V reference and supports voltage-mode loop compensation via COMP–INV network.
It embeds dual protection coordination: PFC_OK monitors output voltage with latched shutdown on feedback failure (INV < 1.66 V + PFC_OK > 2.5 V), while CS detects inductor saturation at 1.7 V and triggers temporary stop. The HVS pin provides self-limiting 700 V start-up, and TBO enables proportional output voltage scaling with rectified mains via external resistor.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Start-up voltage rating | 700 V on HVS pin - enables direct connection to rectified mains without external HV resistor |
| Internal reference accuracy | ±1% at TJ = 25 °C - ensures stable output voltage regulation across temperature |
| Gate drive capability | −600/+800 mA totem-pole - drives large MOSFETs/IGBTs directly without buffer stage |
| Start-up current | ≤100 µA - minimizes no-load power loss and enables compact bulk capacitor sizing |
| Operating bias current | 6 mA max - defines minimum VCC supply capability for continuous operation |
| CS overcurrent threshold | 1.7 V - triggers immediate inductor saturation protection before core saturation damages switch |
| PFC_OK trip threshold | 2.5 V (latch) / 0.23 V (disable) - enables precise OVP and remote ON/OFF control |
Pinout & Package
Package: SO-16 (Small Outline, 16-pin, 150 mil width), RoHS-compliant, thermal resistance RthJA = 120 °C/W.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (INV) | Inverting input of error amplifier | Receives output voltage feedback; sinks programmable current from TBO for tracking boost |
| 2 (COMP) | Error amplifier output | Drives PWM comparator; <2.4 V forces burst mode at zero load to limit no-load loss |
| 3 (MULT) | Mains voltage input to multiplier | Accepts scaled rectified AC; sets sinusoidal current reference for TM control |
| 4 (CS) | Current sense input | Detects MOSFET current; 1.7 V threshold triggers saturation protection |
| 5 (VFF) | Voltage feedforward input | Connects to RC network for RMS-derived 1/V² correction; never shorted to GND |
| 6 (TBO) | Tracking boost output | Provides buffered VFF; external resistor to GND sets INV sink current for VOUT tracking |
| 7 (PFC_OK) | Output voltage monitor/disable | 2.5 V latch threshold; 0.23 V disable level - enables remote ON/OFF and OVP |
| 8 (PWM_LATCH) | Fault signaling output | Open-drain high during feedback failure - used to latch off downstream PWM controller |
| 9 (HVS) | High-voltage start-up input | 700 V rated; charges VCC capacitor directly from rectified mains |
| 10 (N.C.) | No connect | Unbonded pad; reserved for PCB creepage/clearance compliance |
| 11 (PWM_STOP) | Fault signaling output | Active-low during RUN-disable - used to halt downstream PWM controller |
| 12 (RUN) | Enable control input | <0.8 V disables IC; hysteresis ensures clean startup/shutdown sequencing |
| 13 (ZCD) | Zero-current detector input | Senses boost diode conduction end; initiates next switching cycle in TM mode |
| 14 (GND) | Analog ground | Reference for all analog circuitry; separate from power ground in layout |
| 15 (VCC) | Supply voltage input | Internal Zener-clamped; UVLO threshold ~10.5 V, restart ~8.5 V |
| 16 (VREF) | 5 V reference output | 1% accurate, 10 mA capable - powers external circuits or feedback divider |
Key Features
| Feature | Design Value |
|---|---|
| Bidirectional 1/V² feedforward | Compensates control loop gain vs. input voltage - improves THD under both line drop and surge |
| Tracking boost function | Adjusts PFC output voltage proportionally to mains RMS via TBO–INV current sink - reduces light-load losses |
| Inductor saturation protection | Detects abnormal CS voltage ≥1.7 V and halts switching - prevents MOSFET overstress and core damage |
| Feedback loop disconnection protection | Latches off if PFC_OK > 2.5 V AND INV < 1.66 V - prevents uncontrolled overvoltage during open-loop failure |
| Integrated 700 V start-up generator | Eliminates external HV start-up resistor - reduces BOM count and no-load power dissipation |
Applications
| Hi-End AC-DC Adapter/Charger | IEC61000-3-2 Compliant SMPS |
|---|---|
Use Scenario: 90–250 VAC, 100–250 W adapter powering laptops or industrial equipment with strict harmonic limits. IC Role / Device Role / Timing Role: Master-stage TM PFC controller regulating boost output to 385 V while enforcing sinusoidal input current. Use Value: Achieves <5% THD across full load range and meets Class D limits per EN61000-3-2 Ed. 2.0 using single-stage design. | Use Scenario: 400+ W server PSU or medical power supply requiring JEITA-MITI and Energy Star Tier 2 compliance. IC Role / Device Role / Timing Role: Primary PFC controller coordinating with downstream LLC or PWM controller via PWM_STOP/PWM_LATCH signals. Use Value: Enables cascaded fault handling - e.g., latching off DC-DC stage during PFC feedback failure or inductor saturation. |
| LED Luminaire Power Supply | Industrial Motor Drive Front-End |
Use Scenario: Constant-power 150–300 W LED driver for street lighting operating from universal AC input. IC Role / Device Role / Timing Role: Transition-mode PFC pre-regulator delivering regulated DC bus to buck-boost LED current controller. Use Value: Tracking boost reduces output voltage at low line (e.g., 100 VAC → 280 VDC), cutting conduction losses in downstream stage. | Use Scenario: 3-phase rectified input (380–480 VAC) feeding variable-frequency drive with active front-end requirements. IC Role / Device Role / Timing Role: Single-phase TM PFC controller used in multi-channel interleaved configuration for improved ripple and thermal distribution. Use Value: 700 V HVS pin allows direct connection to 3-phase rectifier output without derating; SO-16 package supports high-density layout. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar transition-mode PFC controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UCC28051DR | Fixed-frequency CCM PFC controller; no built-in HV start-up; requires external bias winding or HV resistor | Optimized for >500 W CCM designs; lacks tracking boost and bidirectional feedforward | Select when CCM operation and higher power density outweigh TM efficiency benefits |
| L6563STR | No integrated 700 V start-up; requires external HV resistor; identical TM control, feedforward, and protection features | Same functional scope but higher system-level BOM cost and no-load loss due to external start-up network | Select only if legacy design reuse mandates pin compatibility without HV start-up requirement |
Compared with UCC28051DR and L6563STR, the L6563HTR uniquely combines HV start-up, bidirectional 1/V² feedforward, and tracking boost in one SO-16 package - reducing component count, improving light-load efficiency, and simplifying compliance with stringent harmonic standards.
Availability
L6563HTR is available at Aetrix Electronics and suitable for high-end AC-DC adapters, IEC61000-3-2–compliant SMPS, and LED luminaire power supplies requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for L6563HTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, specializing in power management, analog, microcontrollers, and automotive ICs.
The L6563HTR belongs to ST's high-voltage analog PFC controller product line, engineered specifically for energy-efficient, standards-compliant AC-DC conversion in industrial and consumer power supplies up to 400 W.
FAQ
What is the purpose of the TBO pin on the L6563HTR?
The TBO (Tracking Boost Output) pin provides a buffered version of the VFF voltage. When an external resistor connects TBO to GND, it sinks a proportional current from the INV pin, dynamically adjusting the PFC output voltage to track the RMS mains voltage. This reduces conduction losses at low line inputs and improves light-load efficiency without requiring external DAC or microcontroller intervention.
How does the L6563HTR handle feedback loop failure?
The L6563HTR detects feedback loop failure when PFC_OK exceeds 2.5 V *and* INV falls below 1.66 V simultaneously. In this condition, it asserts PWM_LATCH high and enters latched shutdown. Recovery requires cycling VCC below 6 V to reset the UVLO latch - ensuring fail-safe operation and preventing uncontrolled overvoltage during open-loop faults.
Can the L6563HTR be used in continuous conduction mode (CCM)?
No - the L6563HTR is exclusively a transition-mode (TM) PFC controller. Its zero-current detection (ZCD) input, fixed-off-time architecture, and current-sense timing logic are optimized for boundary-conduction operation. For CCM designs, ST recommends the L4984D or UCC28070 families, which provide average-current-mode control and dedicated CCM gate drivers.
What is the maximum recommended operating junction temperature for the L6563HTR?
The absolute maximum junction temperature is 150 °C, but ST specifies reliable continuous operation up to 125 °C under typical thermal conditions. Derating is required above this point: RthJA = 120 °C/W implies 0.75 W max power dissipation at TA = 50 °C. Layout must ensure adequate copper area and thermal vias beneath the exposed pad (if used in SO-16 variant) to maintain safe thermal margin.
L6563HTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Mode:
- Discontinuous (Transition)
- Frequency - Switching:
- -
- Current - Startup:
- 90 µA
- Voltage - Supply:
- 10.3V ~ 22.5V
- Operating Temperature:
- -25°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SO
L6563HTR FAQ
1.How can I place an order for L6563HTR through Aetrix?
Please submit a Request for Quotation (RFQ) for L6563HTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for L6563HTR reliable?
The price and inventory of L6563HTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for L6563HTR is usually 5 days.
3.What payment methods are accepted for L6563HTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for L6563HTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for L6563HTR?
L6563HTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your L6563HTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for L6563HTR?
For technical support, including L6563HTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your L6563HTR requirements.
6.How does Aetrix verify that L6563HTR is sourced from the original manufacturer or authorized distributors?
All L6563HTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that L6563HTR meets industry standards.
7.What is the process for return or replacement of L6563HTR?
All L6563HTR units undergo pre-shipment inspection (PSI). If there is an issue with L6563HTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The L6563HTR part is unused and in its original packaging.
Return procedure for L6563HTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
L6563HTR Tags

-
ICE2PCS01GXUMA1
Infineon Technologies
-
NCP1654BD133R2G
onsemi
-
MC33262DR2G
onsemi

-
ICE3PCS03GXUMA1
Infineon Technologies
-
NCP1631DR2G
onsemi

-
L4981BD013TR
STMicroelectronics

-
UCC28070DWR
Texas Instruments

-
UCC28070PWR
Texas Instruments

-
UC3854DWTR
Texas Instruments

-
L4981AD013TR
STMicroelectronics
-
UCC2817D
Texas Instruments

-
UC2854BDWTR
Texas Instruments
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

