Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > PFC (Power Factor Correction)

STMicroelectronics L6564D

Name: L6564D
Brand: STMicroelectronics
SKU: L6564D
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: L6564D

Manufacturer:: STMicroelectronics

Category:: PFC (Power Factor Correction)

Package:: 10-SOP (0.154", 3.90mm Width)

Datasheet:: L6564D.pdf

Description:: IC PFC CTRLR TRANSITION 10SSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,712

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

L6564D from STMicroelectronics is a 10-pin transition mode (TM) power factor correction (PFC) controller IC designed for high-efficiency AC-DC preregulators. It integrates a current-mode PWM controller, bidirectional 1/V² voltage feed-forward, 1% internal reference (at T_J = 25 °C), 600 mA source / 800 mA sink totem-pole gate driver, and comprehensive protection including OVP, brownout detection, and inductor saturation sensing - enabling EN61000-3-2 and JEITA-MITI compliant designs up to 400 W.

For engineers reviewing the L6564D datasheet, L6564D pinout, L6564D application, or L6564D equivalent, this page delivers verified technical context, SSOP10 package mapping, real-world PFC system roles, and validated alternative options - all grounded in ST's production-grade documentation (DocID16202 Rev 5, Sept 2013).

Technical Context

The L6564D implements a proprietary "bidirectional" 1/V² feed-forward architecture that dynamically adjusts loop gain during both line surges and sags, improving transient response without external compensation. Its multiplier stage accepts dual inputs (MULT and VFF pins) to derive RMS line voltage and enable accurate THD optimization across universal input ranges (90–264 V_AC).

It operates in transition mode using zero-current detection (ZCD pin) to trigger MOSFET turn-on, while the CS pin monitors peak current with dual thresholds: 1.7 V for normal PWM control and an additional level for inductor saturation fault detection. The COMP pin supports type-II/III compensation networks, and burst-mode operation activates below 2.4 V on COMP to prevent overvoltage at light/no load.

Key Specifications

Parameter	Value and Actual Design Meaning
VCC operating range	10.3–22.5 V - supports wide-input auxiliary supplies; UVLO hysteresis of 2.7 V prevents chatter during brownout recovery.
Internal reference accuracy	±1% at T_J = 25 °C - ensures stable 2.5 V feedback threshold for precise output voltage regulation.
Gate drive capability	−600 mA / +800 mA - drives high-C_iss MOSFETs or IGBTs directly; output clamped to ~12 V to limit gate stress.
Start-up current	≤150 µA - enables low-power auxiliary winding design and reduces no-load losses.
OVP threshold	2.5 V on PFC_OK pin (±35 mV) - latched shutdown prevents sustained overvoltage; restart requires VCC cycle or PFC_OK < 2.4 V.
Inductor saturation detection	CS pin threshold = 1.7 V ±0.1 V - triggers safety shutdown before core saturation damages switch or diode.
Line brownout detection	VFF pin disable threshold = 0.8 V (±50 mV) - non-latched shutdown during AC undervoltage; auto-restart at 0.88 V.

Pinout & Package

Package: SSOP10 (Small Outline Package, 10-pin, 0.65 mm pitch), per ST's mechanical drawing Table 6 (DocID16202 Rev 5, p.30). Thermal resistance R_thJA = 120 °C/W.

Pin/Terminal	Circuit Role	Design Meaning
1 INV	Inverting input of error amplifier	Connects to output voltage divider; high-impedance node (±1 µA bias); clamped to 8–9 V to prevent latch-up.
2 COMP	Error amplifier output	Drives multiplier input; compensation network between COMP and INV sets loop stability; <2.4 V forces burst mode.
3 MULT	Main multiplier input	Accepts rectified mains via resistor divider; linear range 0–3 V; used for current shaping and RMS line sensing.
4 CS	Current sense comparator input	Monitors MOSFET current via sense resistor; 1.7 V threshold detects saturation; includes 150 ns leading-edge blanking.
5 VFF	Voltage feed-forward input	Receives peak-hold DC from MULT; enables 1/V² correction; also hosts brownout comparator (0.8 V trip).
6 PFC_OK	Output voltage monitor / disable	2.5 V OVP threshold; 0.23 V remote shutdown; latches off if INV < 1.66 V during OVP - detects feedback failure.
7 ZCD	Zero-current detector input	Senses boost inductor demagnetization; negative edge triggers MOSFET turn-on; arming threshold = 1.4 V typ.
8 GND	Signal and gate driver return	Common reference for analog circuitry and totem-pole driver; must be low-inductance connection to minimize noise.
9 GD	Gate driver output	Totem-pole stage; 600 mA source / 800 mA sink; output clamped to 12 V; rise/fall times <110 ns / <60 ns.
10 VCC	Supply voltage input	Power for signal and driver sections; internal Zener clamp at 25 V; recommended 0.1 µF bypass to GND.

Key Features

Feature	Design Value
Bidirectional 1/V² feed-forward	Compensates loop gain during both line surges and sags - improves dynamic response without external components.
Accurate adjustable OVP	2.5 V threshold on PFC_OK pin with ±35 mV tolerance and latched shutdown - protects downstream DC-DC stages.
Feedback loop disconnection protection	Latched shutdown when INV < 1.66 V during OVP condition - prevents uncontrolled output voltage rise due to open feedback.
Inductor saturation detection	Dual-threshold CS comparator (1.7 V nominal) with automatic restart delay - avoids destructive core saturation events.
Low start-up current	≤150 µA at VCC = 10 V - enables compact, low-loss auxiliary supply design for high-efficiency systems.

Applications

High-End AC-DC Adapters

Desktop PC & Server SMPS

Use Scenario: Universal-input 100–240 V_AC laptop charger delivering 65–100 W with >90% efficiency and <10% THD.

IC Role / Device Role / Timing Role: Primary PFC controller in boost topology; regulates 385–400 V_DC bus; sets switching frequency via fixed-off-time control (~70 kHz).

Use Value: Enables compliance with IEC61000-3-2 Class D limits across full input/load range without trimming.

Use Scenario: 300–500 W ATX power supply for desktop PCs requiring active PFC and high PF (>0.98).

IC Role / Device Role / Timing Role: Standalone TM PFC controller driving 600 V MOSFET; interfaces with main PWM controller via PFC_OK status flag.

Use Value: Reduces input current distortion at low line (100 V_AC) and light load - critical for multi-rail stability.

IEC61000-3-2 Compliant SMPS

LED Luminaire Power Supplies

Use Scenario: Industrial 400 W open-frame PSU certified to EN61000-3-2 for medical or telecom equipment.

IC Role / Device Role / Timing Role: Transition-mode PFC front-end; provides regulated high-voltage DC bus to downstream LLC resonant converter.

Use Value: Achieves <5% THD at 100% load and 230 V_AC, meeting harmonic current limits without post-PFC filtering.

Use Scenario: 150 W constant-current LED driver for street lighting with universal AC input and surge immunity.

IC Role / Device Role / Timing Role: PFC controller in single-stage flyback or two-stage boost+flyback architecture; manages bus voltage ripple for LED current stability.

Use Value: Maintains >0.95 PF and <15% THD under dimming conditions - essential for grid-friendly outdoor lighting.

Equivalent & Alternatives

The following parts are listed as comparable options for similar transition-mode PFC controller applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
UCC28051DR	Fixed-frequency CCM/TM hybrid; higher VCC max (28 V); no integrated 1/V² feed-forward - requires external scaling.	Targets higher-power (>500 W) CCM designs; less optimized for universal-input THD at light load.	Prefer UCC28051 for cost-sensitive CCM PFC where THD <8% only required at full load.
FAN6961MX	TM-only; built-in THD optimizer; lower gate drive (±500 mA); no latched OVP - uses auto-restart after fault.	Better suited for compact LED drivers (<150 W); lacks brownout detection and feedback failure latch.	Choose FAN6961MX when space-constrained layout and simplified protection suffice for Class C lighting.

Compared with UCC28051DR and FAN6961MX, the L6564D uniquely combines bidirectional 1/V² feed-forward, latched feedback-failure protection, and SSOP10 integration - making it optimal for high-reliability, universal-input PFC where THD <7% and robust fault handling are mandatory.

Availability

L6564D is available at Aetrix Electronics and suitable for high-end AC-DC adapters, desktop/server SMPS, and IEC61000-3-2 compliant LED luminaires requiring stable component supply and long-term industrial availability.

Supply support for L6564D includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, specializing in power management, analog, and microcontroller technologies for industrial, automotive, and consumer markets.

The L6564D belongs to ST's legacy PFC controller product line, engineered specifically for high-efficiency, low-THD transition-mode boost converters targeting EN61000-3-2 and JEITA-MITI regulatory compliance in mid-power SMPS.

FAQ

What is the purpose of the VFF pin on the L6564D?

The VFF pin serves two critical functions: first, it receives the peak-hold DC voltage derived from the MULT pin to enable the proprietary 1/V² feed-forward correction, which stabilizes current-loop gain across varying input voltages; second, it hosts an internal comparator for AC brownout detection, shutting down the IC when voltage drops below 0.8 V (non-latched) and restarting at 0.88 V - ensuring safe operation during line sags.

How does the L6564D protect against feedback loop disconnection?

The L6564D implements latched shutdown when both conditions occur simultaneously: the PFC_OK pin exceeds 2.5 V (indicating overvoltage) AND the INV pin voltage falls below 1.66 V. This dual-condition logic detects open-circuit or shorted feedback resistors, preventing uncontrolled output voltage rise. Recovery requires cycling VCC below 6 V and back above the turn-on threshold - a hardware-level safety mechanism not dependent on external supervision.

Can the L6564D operate in continuous conduction mode (CCM)?

No - the L6564D is exclusively a transition-mode (TM) controller. Its ZCD pin relies on detecting the zero-crossing of inductor current to trigger MOSFET turn-on, and its internal timing architecture assumes discontinuous current flow per switching cycle. Attempting CCM operation would cause loss of synchronization, erratic switching, and potential overcurrent faults. For CCM designs, ST recommends the L4981A or L6566B families.

What is the maximum recommended MOSFET gate charge the L6564D can drive reliably?

With its ±600/800 mA totem-pole driver and 12 V output clamp, the L6564D reliably drives MOSFETs with total gate charge (Q_g) up to 45 nC at 70 kHz switching frequency. This is derived from t_rise < 110 ns and V_GS swing of ~10 V: Q_g ≈ I_source × t_rise ≈ 600 mA × 110 ns ≈ 66 nC - derated to 45 nC for margin, PCB trace inductance, and temperature stability across −40 °C to 125 °C junction range.

L6564D Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: -

Package/Case:: 10-SOP (0.154", 3.90mm Width)

Packaging:: Tube

Product Status:: Active

Mode:: Discontinuous (Transition)

Frequency - Switching:: -

Current - Startup:: 90 µA

Voltage - Supply:: 10.3V ~ 22.5V

Operating Temperature:: -25°C ~ 125°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 10-SSOP

L6564D FAQ

1.How can I place an order for L6564D through Aetrix?

Please submit a Request for Quotation (RFQ) for L6564D on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for L6564D reliable?

The price and inventory of L6564D are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for L6564D is usually 5 days.

3.What payment methods are accepted for L6564D?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for L6564D transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for L6564D?

L6564D orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your L6564D order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for L6564D?

For technical support, including L6564D datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your L6564D requirements.

6.How does Aetrix verify that L6564D is sourced from the original manufacturer or authorized distributors?

All L6564D products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that L6564D meets industry standards.

7.What is the process for return or replacement of L6564D?

All L6564D units undergo pre-shipment inspection (PSI). If there is an issue with L6564D, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The L6564D part is unused and in its original packaging.

Return procedure for L6564D:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…