STMicroelectronics L6599ADTR
- Part No.:
- L6599ADTR
- Manufacturer:
- STMicroelectronics
- Category:
- Power Supply Controllers, Monitors
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
L6599ADTR.pdf
- Description:
- IC RESONANT CONVRTR CTRLR 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:6,119
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
L6599ADTR from STMicroelectronics is an improved high-voltage resonant half-bridge controller IC designed for series-resonant LLC and LCC topologies. It delivers 50% complementary duty cycle with fixed 0.2–0.4 µs deadtime, supports up to 500 kHz variable-frequency operation, integrates 600 V-rail compatible high-side gate driver with synchronous bootstrap diode, and implements two-level overcurrent protection (frequency-shift + latched shutdown). It is used in high-efficiency AC-DC SMPS for LCD/PDP TVs and telecom power supplies.
For engineers reviewing the L6599ADTR datasheet, L6599ADTR pinout, L6599ADTR application, or L6599ADTR equivalent, key selection criteria include its resonant half-bridge control architecture, dual OCP thresholds (0.8 V and 1.5 V), programmable soft-start via Css/RFmin network, burst-mode threshold at STBY pin (1.24 V), and SO16N package compatibility with industrial thermal derating (RthJA = 120 °C/W).
Technical Context
The L6599ADTR employs a relaxation oscillator with externally programmable frequency range (via RFmin and CF pins), where output voltage regulation is achieved by modulating switching frequency-not duty cycle-based on optocoupler feedback injected into RFmin. Its internal current mirroring ratio (1 A/A) enables precise scaling of sensed primary current into frequency shift.
It features dual independent protection paths: first-level OCP triggers non-linear soft-start discharge and frequency ramp-up when ISEN exceeds 0.8 V (50 mV hysteresis), while second-level latched shutdown activates at 1.5 V. The DIS pin provides hard latch-off for OTP/OVP, and PFC_STOP offers open-drain coordination with pre-regulators during fault or burst mode.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Oscillator freq. range | 58.2–61.8 kHz typical base frequency; scalable to ≤500 kHz via external R/C network on RFmin/CF pins |
| Duty cycle | Fixed 48–52% complementary output with 0.2–0.4 µs programmable deadtime for ZVS assurance |
| Gate drive capability | ±0.3 A source / +0.8 A sink peak per side; HV driver withstands 618 V floating supply (VBOOT) |
| OCP thresholds | 0.8 V (frequency-shift response, 50 mV hysteresis); 1.5 V (latched shutdown, requires Vcc recycle) |
| Soft-start control | Non-linear frequency decay from max fosc to steady-state; initiated by Css capacitor discharge on fault or UVLO |
| Burst mode trigger | STBY pin compares feedback-derived voltage to 1.24 V reference; restarts at +50 mV hysteresis, no soft-start |
| Line sensing | LINE pin shuts down IC non-latched at <1.24 V (brownout) or >6 V (overvoltage clamp); 13 µA hysteresis current |
Pinout & Package
Package: SO16N (Small Outline, 16-pin, narrow body, 1.27 mm pitch), RoHS-compliant, thermal resistance RthJA = 120 °C/W at TA = 50 °C.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (Css) | Soft-start timing capacitor node | Connects external C to GND and R to RFmin; sets startup frequency ramp duration and max fosc |
| 2 (DELAY) | OCP delay timer | R-C network sets time before latched shutdown; charged by 150 µA current when ISEN > 0.8 V |
| 3 (CF) | Oscillator timing capacitor | Charged/discharged by internal current generators to define switching frequency |
| 4 (RFmin) | Min. frequency reference & feedback input | 2.0 V ±3% reference; resistor to GND sets min fosc; optocoupler connects here for regulation |
| 5 (STBY) | Burst mode threshold sense | Compares to 1.24 V internal ref; entry into low-quiescent-current idle state below threshold |
| 6 (ISEN) | Average primary current sense input | Filters current-sense signal; 0.8 V trip initiates frequency shift; 1.5 V trip latches off IC |
| 7 (LINE) | AC/DC bus voltage monitor | Enables brownout (<1.24 V) or overvoltage (>6 V) shutdown; includes 13 µA hysteresis current |
| 8 (DIS) | Latched disable input | Logic-high >1.85 V forces permanent shutdown until Vcc drops below UVLO (7.45–8.85 V) |
| 9 (PFC_STOP) | PFC controller enable/disable | Open-drain output pulled low during DIS, OCP latch, LINE fault, or burst mode to halt PFC stage |
| 10 (GND) | Signal & low-side return | Common return for LVG drive, bias currents, and analog circuitry; must be star-connected, separate from power ground |
| 11 (LVG) | Low-side gate driver output | Drives lower MOSFET; ±0.3 A source / +0.8 A sink; actively pulled to GND during UVLO |
| 12 (Vcc) | IC supply input | 8.85–16 V operating range; turn-on at 10.7 V, turn-off at 8.15 V; clamped at 17 V |
| 13 (N.C.) | High-voltage spacer | No internal connection; maintains creepage distance between VBOOT/HVG and adjacent pins for safety compliance |
| 14 (OUT) | High-side floating ground | Return path for HVG current; layout-critical node; referenced to VBOOT, not system GND |
| 15 (HVG) | High-side gate driver output | Drives upper MOSFET; ±0.3 A source / +0.8 A sink; internally pulled to OUT during UVLO |
| 16 (VBOOT) | High-side floating supply | −1 to +618 V rating; fed by internal synchronous bootstrap diode (replaces external diode) |
Key Features
| Feature | Design Value |
|---|---|
| Synchronous bootstrap diode | Integrated DMOS replaces external fast-recovery diode; eliminates reverse recovery loss and improves reliability |
| Two-level OCP | First level (0.8 V) increases switching frequency to limit power; second level (1.5 V) latches off IC for short-circuit protection |
| Non-linear soft-start | Monotonic output voltage rise achieved via programmable frequency decay profile-no output overshoot |
| Burst mode at light load | Reduces quiescent current to ≤2 mA; STBY pin enables seamless transition without restarting soft-start sequence |
| Programmable deadtime | Fixed 0.2–0.4 µs ensures zero-voltage switching across full load and line range, enabling >95% efficiency |
Applications
| LCD/PDP TV Power Supply | Telecom SMPS |
|---|---|
|
Use Scenario: Primary-side resonant half-bridge converter delivering 120–240 W to backlight and logic rails in flat-panel displays. IC Role / Device Role / Timing Role: Resonant controller regulating output via variable-frequency modulation; manages ZVS timing, soft-start, and burst-mode transitions. Use Value: Enables >93% efficiency at full load and <0.3 W no-load consumption using integrated burst mode and non-linear soft-start. |
Use Scenario: 48 V input, 12 V/20 A output telecom rectifier with PFC front-end and isolated LLC stage. IC Role / Device Role / Timing Role: Half-bridge driver coordinating with PFC via PFC_STOP pin; implements line-sensing brownout and latched OVP. Use Value: Ensures safe shutdown during AC dropout and prevents transformer saturation via precise 0.8 V/1.5 V OCP thresholds. |
| Industrial Open-Frame SMPS | Desktop PC Entry-Level Server PSU |
|
Use Scenario: 300–400 W industrial AC-DC power module requiring wide input range (85–264 VAC) and high MTBF. IC Role / Device Role / Timing Role: Core resonant controller with dual OCP, thermal-aware UVLO, and robust 600 V gate drive for high-reliability operation. Use Value: Delivers 150 °C max junction temperature rating and SO16N package with traceable sourcing for long-life deployments. |
Use Scenario: ATX-compliant 300–500 W PSU using LLC topology for CPU/GPU rail generation. IC Role / Device Role / Timing Role: Frequency-modulated half-bridge controller interfacing with digital PFC IC; manages standby power via STBY pin. Use Value: Achieves ErP Lot 6 compliance with <0.5 W no-load power using burst mode and <2 mA quiescent current in idle state. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar resonant half-bridge controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| FAN7688 | Single-ended output architecture; no integrated synchronous bootstrap; max fosc = 1 MHz but lacks latched OCP at 1.5 V | Requires external bootstrap diode and discrete OCP latch circuit; less suited for high-reliability industrial SMPS | Select only if higher base frequency (>500 kHz) is required and external component count is acceptable |
| UCC256301 | Integrated LLC-specific digital controller with adaptive deadtime; no DIS pin; uses internal gate drivers rated to 600 V | Supports auto-resonant tracking and adaptive burst mode but lacks PFC_STOP coordination and analog line sensing | Prefer for new designs targeting digital control flexibility and tighter EMI compliance, not legacy analog PFC integration |
Compared with FAN7688 and UCC256301, the L6599ADTR uniquely combines analog programmability, dual-threshold OCP, PFC coordination, and integrated synchronous bootstrap-making it optimal for cost-sensitive, high-volume resonant SMPS where reliability and design simplicity are prioritized over digital adaptability.
Availability
L6599ADTR is available at Aetrix Electronics and suitable for LCD/PDP TV power supplies, telecom SMPS, and industrial open-frame AC-DC converters requiring stable component supply, long-term lifecycle support, and SO16N package compatibility.
Supply support for L6599ADTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, microcontroller, power, and sensor solutions for industrial, automotive, and consumer markets.
The L6599ADTR belongs to ST's high-voltage resonant controller product line, engineered specifically for efficient, reliable series-resonant half-bridge topologies in AC-DC power conversion systems demanding high power density and robust protection.
FAQ
What is the purpose of the N.C. pin (Pin 13) on the L6599ADTR?
Pin 13 is a no-connect spacer pin with no internal connection. Its sole function is to increase creepage distance between high-voltage pins (VBOOT, HVG, OUT) and adjacent signal pins-ensuring compliance with IEC/UL safety standards for reinforced insulation in AC-DC power supplies.
How does the L6599ADTR implement soft-start without output voltage overshoot?
The L6599ADTR uses a non-linear frequency-shift soft-start: the Css capacitor charges via an internal current generator, causing oscillator frequency to decay from a programmable maximum toward steady-state. This monotonic ramp prevents energy inrush and ensures controlled, overshoot-free output voltage rise-critical for electrolytic capacitor lifetime.
Can the L6599ADTR drive both MOSFETs directly without external gate drivers?
Yes. The L6599ADTR integrates matched ±0.3 A source / +0.8 A sink gate drivers on both high-side (HVG) and low-side (LVG) outputs, rated for 600 V floating operation. It drives standard 10–30 nC MOSFETs directly-no external drivers needed for typical 300–500 W resonant half-bridge designs.
What happens when the DELAY pin voltage reaches 3.5 V?
When DELAY pin voltage exceeds 3.5 V, the L6599ADTR enters latched shutdown: switching stops, soft-start capacitor discharges fully, and quiescent current drops to ≤400 µA. Recovery requires cycling Vcc below UVLO (≤7.45 V) to reset the latch-ensuring fail-safe protection during sustained overcurrent.
L6599ADTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Applications:
- Resonant Converter Controller
- Voltage - Input:
- -
- Voltage - Supply:
- 8.85V ~ 16V
- Current - Supply:
- 3.5 mA
- Operating Temperature:
- 0°C ~ 105°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SO
L6599ADTR FAQ
1.How can I place an order for L6599ADTR through Aetrix?
Please submit a Request for Quotation (RFQ) for L6599ADTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for L6599ADTR reliable?
The price and inventory of L6599ADTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for L6599ADTR is usually 5 days.
3.What payment methods are accepted for L6599ADTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for L6599ADTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for L6599ADTR?
L6599ADTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your L6599ADTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for L6599ADTR?
For technical support, including L6599ADTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your L6599ADTR requirements.
6.How does Aetrix verify that L6599ADTR is sourced from the original manufacturer or authorized distributors?
All L6599ADTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that L6599ADTR meets industry standards.
7.What is the process for return or replacement of L6599ADTR?
All L6599ADTR units undergo pre-shipment inspection (PSI). If there is an issue with L6599ADTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The L6599ADTR part is unused and in its original packaging.
Return procedure for L6599ADTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
L6599ADTR Tags

-
UC3845AD8TR
Texas Instruments

-
UC2843AD8TR
Texas Instruments

-
LM3880MFX-1AE/NOPB
Texas Instruments

-
LM3880MFX-1AA/NOPB
Texas Instruments

-
INA234AIYBJR
Texas Instruments

-
INA700AYWFR
Texas Instruments

-
LM3880MF-1AE/NOPB
Texas Instruments

-
LM3880MF-1AA/NOPB
Texas Instruments

-
LM3881MM/NOPB
Texas Instruments

-
UCC2802DTR
Texas Instruments

-
NCP4305DMTTWG
onsemi
-
INA237AIDGSR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

