My Inquiry
My Account
STMicroelectronics L6699DTR
- Part No.:
- L6699DTR
- Manufacturer:
- STMicroelectronics
- Category:
- AC DC Converters, Offline Switches
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
L6699DTR.pdf
- Description:
- IC OFFLINE SW HALF-BRIDGE 16SO
- Quantity:
- Payment:
- Shipping:
Inventory:11,963
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
L6699DTR from STMicroelectronics is an enhanced high-voltage resonant controller IC designed for LLC and LCC series-resonant half-bridge topologies. It delivers symmetrical 180° complementary gate drive, adaptive deadtime adjustment (0.23–0.7 µs), 60 kHz typical oscillator frequency, 600 V rail-compatible high-side driver with integrated synchronous bootstrap diode, and dual-level overcurrent protection (0.8 V frequency-shift + 1.5 V immediate shutdown). It enables soft-switching in LCD TV and server SMPS power supplies.
For engineers reviewing the L6699DTR datasheet, L6699DTR pinout, L6699DTR application, or L6699DTR equivalent, key selection considerations include its self-adjusting deadtime architecture, capacitive-mode detection, burst-mode operation at light load, PFC controller interface capability, and SO16N package compatibility with high dv/dt immunity.
Technical Context
The L6699DTR implements a variable-frequency control loop where output regulation is achieved by modulating switching frequency between 58.2–61.8 kHz (typ.) via external RC network on RFmin (Pin 4) and CF (Pin 3). Its oscillator features ±1% accuracy and supports soft-start via CSS (Pin 1) discharge triggered by ISEN overvoltage or capacitive-mode detection.
It integrates two independent gate drivers: LVG (Pin 11) and HVG (Pin 15), each delivering −300/800 mA peak sink/source into 1 nF loads, with UVLO pull-down and dedicated floating ground (OUT, Pin 14). The internal synchronous bootstrap diode on VBOOT (Pin 16) eliminates external diode need while sustaining >600 V rail voltage.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Oscillator Frequency | 58.2–61.8 kHz typ.; sets resonant tank operating point with ±1% stability for precise ZVS control. |
| Adaptive Deadtime Range | 0.23–0.7 µs; dynamically optimized per half-bridge transition to prevent shoot-through and ensure zero-voltage switching. |
| High-Side Driver Voltage Rating | 600 V rail compatible; enables direct integration in 400 V DC-link SMPS without level-shifting circuitry. |
| Overcurrent Thresholds | 0.8 V (frequency-shift limit) and 1.5 V (latched shutdown); provides graded protection against short-circuit and overload. |
| Burst-Mode Activation | STBY pin threshold = 1.26 V; reduces quiescent current to ≤1.3 mA during light-load idle, improving no-load efficiency. |
| Capacitive-Mode Detection | Active sensing on ISEN pin; prevents hard-switching by forcing shutdown when resonant tank enters capacitive region. |
| Line Sensing Hysteresis | 13 µA current hysteresis on LINE pin (Pin 7); ensures clean brownout recovery at 1.22–1.26 V threshold with noise immunity. |
Pinout & Package
Package: SO16N (Small Outline, 16-pin, narrow body, 1.27 mm pitch), RoHS-compliant, thermal resistance Rth j-amb = 120 °C/W.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1 (CSS) | Soft-start timing capacitor node | Controls startup frequency ramp and discharges automatically on fault or capacitive-mode entry to force safe restart. |
| 2 (DELAY) | Overcurrent delay timer | Charged by 350 µA pulses during ISEN > 0.8 V; triggers max-frequency operation at 2 V and latched shutdown at 3.5 V. |
| 3 (CF) | Oscillator timing capacitor | Defines switching frequency with RFmin; charged/discharged by internal current sources for stable VCO behavior. |
| 4 (RFmin) | Minimum frequency setting resistor | Sets 2.0 V reference and defines min frequency; also interfaces optocoupler feedback for closed-loop regulation. |
| 6 (ISEN) | Primary current sense input | Dual-function: OCP trigger (0.8 V / 1.5 V thresholds) and capacitive-mode detection via phase-sensitive waveform analysis. |
| 7 (LINE) | AC/DC input bus monitor | Enables brownout protection or power sequencing with 1.22–1.26 V trip and built-in hysteresis for noise rejection. |
| 9 (PFC_STOP) | Open-drain PFC disable signal | Pulls low during DIS activation, ISEN > 1.5 V, STBY < 1.25 V, or capacitive-mode detection to coordinate pre-regulator shutdown. |
| 11 (LVG) | Low-side gate driver output | −300/800 mA peak drive into MOSFET gate; actively pulled to GND during UVLO for fail-safe turn-off. |
| 14 (OUT) | High-side floating ground | Current return path for HVG; requires tight PCB layout to minimize dv/dt-induced spikes on high-side switch node. |
| 15 (HVG) | High-side gate driver output | −300/800 mA peak drive referenced to OUT; integrated bootstrap diode eliminates external component and improves reliability. |
| 16 (VBOOT) | High-side floating supply | Bootstrapped from LVG via internal synchronous diode; sustains >600 V differential vs. OUT for high-voltage half-bridge operation. |
Key Features
| Feature | Design Value |
|---|---|
| Self-adjusting adaptive deadtime | Real-time deadtime optimization (0.23–0.7 µs) based on half-bridge midpoint transition dynamics to guarantee ZVS across line/load range. |
| Integrated synchronous bootstrap diode | Replaces external fast-recovery diode on VBOOT path; reduces BOM count, improves efficiency, and enhances reliability in high-dv/dt environments. |
| Two-level overcurrent protection | Graduated response: 0.8 V initiates frequency shift to limit power; 1.5 V forces immediate latched shutdown-prevents MOSFET destruction under sustained fault. |
| Capacitive-mode detection | Monitors ISEN polarity and timing to detect loss of resonance; disables switching before hard-switching occurs, protecting magnetics and switches. |
| Safe-start procedure | Proprietary startup sequence prevents transformer saturation and primary overcurrent by suppressing hard-switching during first 3–5 cycles. |
Applications
| Server Power Supply | Desktop PC SMPS |
|---|---|
|
Use Scenario: 80 PLUS Titanium-certified 1 kW AC-DC resonant converter with PFC front-end and LLC secondary stage. IC Role / Device Role / Timing Role: Primary-side resonant controller managing symmetrical gate drive, frequency modulation, and PFC coordination via PFC_STOP pin. Use Value: Enables >96% full-load efficiency and <0.5 W no-load consumption through adaptive deadtime and burst-mode operation. |
Use Scenario: Compact 500 W open-frame SMPS for gaming desktops requiring high power density and low EMI. IC Role / Device Role / Timing Role: Half-bridge resonant controller implementing ZVS across universal AC input (90–264 VAC) and 20–100% load range. Use Value: Eliminates external bootstrap diode and reduces gate-drive loop inductance, lowering EMI and improving thermal performance. |
| Telecom Rectifier | Large-Area LCD TV Power |
|
Use Scenario: -48 V telecom rectifier with 3 kW modular design and redundant hot-swap capability. IC Role / Device Role / Timing Role: Resonant controller providing precise frequency control, line-sensing brownout protection (LINE pin), and coordinated PFC shutdown during faults. Use Value: Ensures uninterrupted operation during AC dips via 1.22–1.26 V hysteresis and maintains system availability with latched DIS shutdown. |
Use Scenario: 240 W main power supply for 75-inch 4K LCD TV with dynamic backlight dimming and standby compliance. IC Role / Device Role / Timing Role: LLC controller enabling burst-mode (STBY pin) and safe-start to meet ENERGY STAR® Tier 2 standby power limits (<0.5 W). Use Value: Reduces no-load input power by >40% versus fixed-frequency controllers while maintaining fast wake-up response. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar resonant half-bridge controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UCC256301DR | Fixed 300–750 kHz frequency range; no adaptive deadtime; requires external bootstrap diode; integrated X-cap discharge. | Targeted at cost-sensitive consumer adapters; lacks capacitive-mode detection and PFC_STOP interface. | Select when lower BOM cost is prioritized over ZVS robustness across wide line/load variation. |
| IR3584MTRPBF | Multi-phase capable; supports DCM/CCM/QR modes; no integrated bootstrap diode; higher quiescent current (2.5 mA). | Designed for high-current VRMs and POL converters; not optimized for high-voltage LLC half-bridge topology. | Select only for multi-phase resonant designs requiring phase interleaving-not drop-in replacement for L6699DTR. |
Compared with UCC256301DR and IR3584MTRPBF, the L6699DTR uniquely combines adaptive deadtime, integrated synchronous bootstrap, and capacitive-mode detection-making it the only option among the three qualified for high-reliability 600 V rail LLC systems requiring guaranteed ZVS across full operating range.
Availability
L6699DTR is available at Aetrix Electronics and suitable for server power supplies, telecom rectifiers, LCD TV SMPS, and industrial open-frame AC-DC converters requiring stable component supply, long-term lifecycle support, and automotive-grade reliability validation.
Supply support for L6699DTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, with design, manufacturing, and R&D operations across Europe, Asia, and the Americas.
The L6699DTR belongs to ST's high-voltage analog & power IC product line, engineered specifically for resonant switching topologies in energy-efficient AC-DC conversion systems targeting >95% efficiency and strict no-load power regulations.
FAQ
What is the purpose of the DELAY pin (Pin 2) in overcurrent handling?
The DELAY pin implements a programmable time-delayed shutdown: when ISEN exceeds 0.8 V, a 350 µA current charges an external RC network. At 2 V, the controller forces maximum frequency to limit power; at 3.5 V, it latches off. Discharge via the external resistor enables automatic soft-restart once voltage falls below 0.3 V-enabling hiccup-mode protection under sustained overload.
How does the L6699DTR achieve adaptive deadtime without external sensors?
The L6699DTR monitors the half-bridge midpoint voltage transition via internal circuitry tied to the LVG and HVG drivers. It dynamically adjusts deadtime between complementary gate signals (0.23–0.7 µs range) by detecting zero-crossing events and slew-rate changes-no external current/voltage sensors or microcontroller intervention required.
Can the STBY pin (Pin 5) be used to implement mandatory energy-saving modes?
Yes. When STBY voltage drops below 1.26 V (with 30 mV hysteresis), the IC enters burst-mode: gate drivers halt, quiescent current falls to ≤1.3 mA, and restart occurs only when feedback rises above 1.29 V. This meets ENERGY STAR® and EU CoC Tier 2 standby power requirements (<0.5 W) in LCD TV and adapter designs.
Is the PFC_STOP pin (Pin 9) actively driven or open-drain?
The PFC_STOP pin is an open-drain output with 130–200 Ω on-resistance when active low. It sinks current only during fault conditions (DIS > 1.85 V, ISEN > 1.5 V, STBY < 1.25 V, or capacitive-mode detection) and floats high otherwise-allowing direct connection to standard PFC controller enable/disable inputs without level-shifting.
L6699DTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Isolation:
- Isolated
- Internal Switch(s):
- No
- Voltage - Breakdown:
- -
- Topology:
- Half-Bridge
- Voltage - Start Up:
- 10.7 V
- Voltage - Supply (Vcc/Vdd):
- 8.85V ~ 16V
- Duty Cycle:
- 50%
- Frequency - Switching:
- 60kHz ~ 235kHz
- Power (Watts):
- -
- Fault Protection:
- Current Limiting
- Control Features:
- Soft Start
- Operating Temperature:
- -40°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 16-SO
- Mounting Type:
- Surface Mount
L6699DTR FAQ
1.How can I place an order for L6699DTR through Aetrix?
Please submit a Request for Quotation (RFQ) for L6699DTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for L6699DTR reliable?
The price and inventory of L6699DTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for L6699DTR is usually 5 days.
3.What payment methods are accepted for L6699DTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for L6699DTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for L6699DTR?
L6699DTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your L6699DTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for L6699DTR?
For technical support, including L6699DTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your L6699DTR requirements.
6.How does Aetrix verify that L6699DTR is sourced from the original manufacturer or authorized distributors?
All L6699DTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that L6699DTR meets industry standards.
7.What is the process for return or replacement of L6699DTR?
All L6699DTR units undergo pre-shipment inspection (PSI). If there is an issue with L6699DTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The L6699DTR part is unused and in its original packaging.
Return procedure for L6699DTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
L6699DTR Tags
-
LNK6407D-TL
Power Integrations
-
LNK3204D-TL
Power Integrations
-
SR10LG-G
Microchip Technology
-
TNY285DG-TL
Power Integrations
-
LNK304DN-TL
Power Integrations
-
TNY285KG-TL
Power Integrations
-
LNK3206D-TL
Power Integrations
-
LNK623DG-TL
Power Integrations
-
TNY286PG
Power Integrations
-
LNK624DG-TL
Power Integrations
-
LNK604DG-TL
Power Integrations
-
UCC28704DBVR-1
Texas Instruments
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
