Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Special Purpose Regulators

STMicroelectronics L6706TR

Name: L6706TR
Brand: STMicroelectronics
SKU: L6706TR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: L6706TR

Manufacturer:: STMicroelectronics

Category:: Special Purpose Regulators

Package:: 40-VFQFN Exposed Pad

Datasheet:: L6706TR.pdf

Description:: IC REG CTRL VR11.1 1OUT 40VFQFPN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:539

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

L6706TR from STMicroelectronics is a VR11.1-compliant single-phase synchronous buck controller with integrated high-current gate drivers, 8-bit DAC output up to 1.60000 V, ±0.5% voltage accuracy over line/temperature, and Load Transient Boost (LTB) Technology™ for CPU core power delivery in high-density DC/DC converters.

For engineers reviewing the L6706TR datasheet, L6706TR pinout, L6706TR application, or L6706TR equivalent, this device supports Intel® VR11.1 dynamic VID programming, differential remote sensing, programmable droop, full differential current sense, and Imon-based power-state monitoring - all critical for CPU V_CC rail design compliance and transient response optimization.

Technical Context

The L6706TR implements an adaptive anti-cross-conduction PWM control architecture with integrated 1.5 A high-side and 2 A low-side drivers, supporting switching frequencies from 175 kHz to 225 kHz via external resistor on OSC/FAULT. Its digital soft-start logic enables low-side-less startup for pre-biased outputs.

It embeds a VR11.x DAC with D-VID decoding across VID0–VID7, delivers 25 μA Imon output proportional to load current, and features dual-stage overvoltage protection: preliminary OVP at 1.800 V and programmable OVP offset of +150 mV to +200 mV above VID code - enabling precise CPU rail safety margins.

Key Specifications

Parameter	Value and Actual Design Meaning
Output Voltage Range	0.3125 V to 1.60000 V (8-bit VR11.1 DAC; 6.25 mV LSB resolution)
Voltage Accuracy	±0.5% at VID = 1.000–1.600 V; ±5 mV at 0.800–1.000 V - ensures Intel VR11.1 compliance under line/temperature variation
Switching Frequency	175–225 kHz (resistor-programmable via OSC/FAULT pin; 9.1 kHz/µA gain)
Gate Drive Capability	UGATE: 1.5 A source / 1.8 Ω sink; LGATE: 2 A source / 1.2 Ω sink - drives high-efficiency MOSFETs without external buffers
Current Sensing	Full differential across inductor (CS+/CS−); 25 µA droop current (KIDROOP ±2 µA) - enables accurate load-line implementation
Protections	Preliminary OVP (1.800 V), programmable OVP (+150–200 mV above VID), UVP (600 mV typ), OCSET threshold via ROCSET resistor
Remote Sensing	Differential VSEN/FBG inputs with dedicated layout guidelines - eliminates IR drop error in high-current CPU rails

Pinout & Package

VFQFPN-40 6 × 6 mm package with exposed thermal pad (4.3 × 4.3 mm, 9 vias to PGND). Pin count: 40 pins; 4 NC pins (30, 32, 34, and one unmarked N.C. in block diagram).

Pin/Terminal	Circuit Role	Design Meaning
UGATE (39)	High-side MOSFET gate driver output	Drives HS FET gate with 1.5 A peak source; requires series resistor to limit ringing and dissipation
LGATE (36)	Low-side MOSFET gate driver output	Drives LS FET gate with 2 A peak source; sinks 1.2 Ω to PGND for fast turn-off
PHASE (38)	HS driver return path / switch node	Connects to HS FET source; serves as bootstrap reference and current-sense return point
CS+ (17), CS− (18)	Differential current sense inputs	Measure inductor current via R_g resistor; enable accurate droop and OCP without shunt loss
VSEN (6), FBG (7)	Differential remote voltage sense inputs	Connect directly to load terminals to eliminate PCB trace IR drop - mandatory for <±5 mV regulation
IMON (9)	Load current monitor output	Sources 25 µA per amp of load current; used for power-state reporting and telemetry in VR11.1 systems
OUTEN (16)	Output enable / fault recovery input	Active-low enable; cycling resets latched protections (OVP/UVP) without power cycle
OSC/FAULT (14)	Oscillator programming / fault indicator	Resistor sets F_SW; pulled high (3.3 V) during OVP/UVP fault - signals system-level fault condition

Key Features

Feature	Design Value
Load Transient Boost (LTB) Technology™	Activates PHASE immediately on load step via R_LTB/C_LTB network - reduces required output capacitance by up to 40%
VR11.1 DAC Compliance	8-bit VID interface (VID0–VID7) with 6.25 mV LSB and ±0.5% accuracy - meets Intel CPU voltage ID specification
Programmable Droop Function	Adjustable load-line slope via FB pin current injection - enables stable operation with modern CPU dynamic current profiles
Low-Side-Less (LSLess) Startup	Enables soft-start into pre-biased V_OUT without reverse current - essential for multi-rail sequencing in server platforms
Feedback Disconnection Protection	Shuts down PWM if VSEN/FBG open-circuit detected - prevents unregulated output and load damage

Applications

CPU Core Power Supply

VTT and VAXG Rails

Use Scenario: Primary voltage regulator for Intel Core i7/i9 processors requiring VR11.1 compliance and sub-10 mV regulation tolerance.

IC Role / Device Role / Timing Role: Single-phase synchronous buck controller managing VID transitions, droop compensation, and real-time current monitoring via IMON.

Use Value: Enables <1.5 µs load-step response with LTB, reducing bulk capacitor count by ≥30% versus non-LTB controllers.

Use Scenario: Termination and auxiliary voltage rails in DDR4/DDR5 memory subsystems with tight tracking and fast transient requirements.

IC Role / Device Role / Timing Role: Precision-controlled buck converter delivering 0.75 V ±1% VTT and 1.2 V VAXG with differential remote sensing.

Use Value: Differential VSEN/FBG eliminates PCB IR drop error, maintaining ±3 mV accuracy at 40 A load current.

High-Density Server DC/DC

Embedded CPU Power Modules

Use Scenario: Compact 12 V input-to-core-voltage conversion in 1U rack servers where board space and thermal density are constrained.

IC Role / Device Role / Timing Role: Integrated driver controller minimizing external components; VFQFPN-40 package enables ≤120 mm² solution size.

Use Value: Exposed thermal pad and 1 °C/W R_thJC allow >35 A continuous output with standard 2s2p PCB cooling.

Use Scenario: Power management in industrial embedded CPUs (e.g., Intel Atom x6000E) requiring long-lifecycle support and robust fault handling.

IC Role / Device Role / Timing Role: Controller with programmable OVP/UVP, OCSET, and SSEND signal for system-level health monitoring and safe shutdown.

Use Value: Preliminary OVP (1.800 V) and latch-reset via OUTEN enable fail-safe operation in unattended edge deployments.

Equivalent & Alternatives

The following parts are listed as comparable options for similar VR11.1 single-phase controller applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
ISL6367IRZ	Supports VR12.0/VR12.5; higher max V_OUT (1.8 V); no integrated LTB; uses 3-state VID bus	Required for newer Intel CPUs beyond VR11.1; lacks LTB-driven capacitor reduction benefit	Select when upgrading to VR12.x platforms; not drop-in due to VID protocol and protection timing differences
TPS53679RSLR	Single-chip VR11.1 controller with integrated MOSFETs (40 V/60 A); no external driver needed; lower pin count (32-QFN)	Eliminates external FETs but limits max current to 60 A; less flexible for discrete high-current designs	Prefer for space-constrained designs below 60 A; L6706TR remains optimal for >60 A or custom FET selection

Compared with ISL6367IRZ and TPS53679RSLR, the L6706TR uniquely balances VR11.1 compliance, LTB-enabled capacitor savings, and discrete FET flexibility - making it the preferred choice for cost-optimized, high-current CPU core supplies where programmability and thermal headroom are critical.

Availability

L6706TR is available at Aetrix Electronics and suitable for CPU core power supply, VTT/VAXG rail generation, and high-density server DC/DC converters requiring stable component supply, long-term lifecycle assurance, and full VR11.1 specification adherence.

Supply support for L6706TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in power management, microcontrollers, and analog ICs for industrial, automotive, and computing markets.

The L6706TR belongs to ST's VR11.x CPU power controller product line, designed specifically to meet Intel's voltage regulation specifications for desktop and server processors - emphasizing accuracy, transient response, and system-level protection integration.

FAQ

What is the maximum supported output voltage and its accuracy specification?

The L6706TR supports up to 1.60000 V output via its 8-bit VR11.1 DAC. Voltage accuracy is ±0.5% for VID codes between 1.000 V and 1.600 V, ±5 mV for 0.800–1.000 V, and ±8 mV for 0.500–0.800 V - all tested over temperature and line variation per datasheet Table 5.

How does the Load Transient Boost (LTB) Technology™ function and what external components are required?

LTB activates the PHASE node within nanoseconds of detecting a load step, using an external R_LTB–C_LTB network connected between LTB pin and V_OUT. The LTBGAIN pin sets boost gain via R_LTBGAIN to SGND. Shorting LTB to SGND disables the feature.

Can the L6706TR operate with a pre-biased output, and how is this enabled?

Yes - L6706TR supports low-side-less (LSLess) startup into pre-biased outputs. This is enabled by default; no configuration is required. The controller monitors VSEN during soft-start and avoids reverse current by skipping low-side conduction until V_OUT reaches the target VID.

What protection features are latched versus auto-recovering, and how is latch reset performed?

Preliminary OVP (1.800 V) is auto-recovering; main OVP, UVP, and overcurrent faults are latched. Latch reset requires cycling either the VCC supply or the OUTEN pin - a hardware-level recovery method that ensures system stability before resuming regulation.

L6706TR Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: -

Package/Case:: 40-VFQFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Applications:: Controller, Intel VR11.1

Voltage - Input:: 12V

Number of Outputs:: 1

Voltage - Output:: 0.03V ~ 1.6V

Operating Temperature:: 0°C ~ 70°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 40-VFQFPN (6x6)

L6706TR FAQ

1.How can I place an order for L6706TR through Aetrix?

Please submit a Request for Quotation (RFQ) for L6706TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for L6706TR reliable?

The price and inventory of L6706TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for L6706TR is usually 5 days.

3.What payment methods are accepted for L6706TR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for L6706TR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for L6706TR?

L6706TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your L6706TR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for L6706TR?

For technical support, including L6706TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your L6706TR requirements.

6.How does Aetrix verify that L6706TR is sourced from the original manufacturer or authorized distributors?

All L6706TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that L6706TR meets industry standards.

7.What is the process for return or replacement of L6706TR?

All L6706TR units undergo pre-shipment inspection (PSI). If there is an issue with L6706TR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The L6706TR part is unused and in its original packaging.

Return procedure for L6706TR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…