Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > DC DC Switching Controllers

STMicroelectronics L6710

Name: L6710
Brand: STMicroelectronics
SKU: L6710
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: L6710

Manufacturer:: STMicroelectronics

Category:: DC DC Switching Controllers

Package:: 44-TQFP Exposed Pad

Datasheet:: L6710.pdf

Description:: IC REG CTRLR BUCK 44TQFP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,606

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

L6710 from STMicroelectronics is a dual-phase synchronous buck controller IC for high-current microprocessor power supplies, featuring 180° phase shift, integrated 2A gate drivers, 6-bit VRD 10.0–compliant DAC (0.8375V–1.6000V output), 0.5% voltage accuracy, and dynamic VID management. It implements adaptive current-mode control with ±10% active current sharing and supports remote sensing via integrated differential buffer.

For engineers reviewing the L6710 datasheet, L6710 pinout, L6710 application, or L6710 equivalent, key selection considerations include its TQFP44 exposed-pad package, 150kHz base switching frequency (300kHz effective at load), dual-channel overcurrent protection using R_DS(on) or sense resistors, and programmable soft-start with 2048 digital steps.

Technical Context

The L6710 integrates two independent PWM channels with interleaved 180° phase timing to reduce input ripple and improve thermal distribution. Each channel employs average current-mode control with dedicated ISEN1/ISEN2 inputs, enabling precise per-phase current sensing and correction via differential amplifiers referenced to PGNDS.

Its internal 6-bit DAC generates V_PROG from VID0–VID5 inputs, automatically offsetting by −25mV to meet VRD 10.0 specifications without external components. The error amplifier delivers 15 V/µs slew rate and 80 dB DC gain, supporting fast transient response while maintaining stability across line and temperature (0°C to 125°C junction).

Key Specifications

Parameter	Value and Actual Design Meaning
Output Voltage Range	0.8375V to 1.6000V in 12.5mV binary steps; auto-offset −25mV for VRD 10.0 compliance
Voltage Accuracy	±0.5% over line, load, and temperature (0°C to 125°C)
Switching Frequency	150kHz per phase (300kHz effective at output); externally adjustable via OSC pin current (6kHz/µA gain)
Gate Drive Capability	2A peak high-side source current; 1.8A low-side source current; supports N-channel MOSFETs in synchronous buck topology
Current Sharing Accuracy	±10% between phases under static and dynamic conditions, enabled by differential ISEN inputs and per-phase PWM correction
Protection Features	OVP (122–130% VOUT), UVP (55–65% VOUT), constant-current OCP, latched FAULT output, and internal crowbar on overvoltage
Soft-Start	Digital 2048-step ramp; eliminates inrush current and ensures monotonic VOUT rise

Pinout & Package

TQFP44 (10 × 10 × 1 mm) with exposed thermal pad; designed for high-power dissipation and PCB-level thermal conduction via multiple vias to ground plane.

Pin/Terminal	Circuit Role	Design Meaning
HGATE1 / HGATE2	High-side driver outputs	Drive N-channel MOSFET gates with 2A peak current; require bootstrap capacitors tied to PHASE1/PHASE2
LGATE1 / LGATE2	Low-side driver outputs	Source up to 1.8A; referenced to PGND; series resistor recommended to limit EMI and gate dissipation
ISEN1 / ISEN2	Differential current sense inputs	Measure channel current via R_DS(on) or external sense resistor; reject common-mode noise when routed near PGNDS
VID0–VID5	Digital voltage identification inputs	6-bit code sets target output voltage and associated PGOOD/OVP/UVP thresholds; internal 5µA pull-ups enable logic '1' with open pins
VSEN / FBR / FBG	Remote sense interface	VSEN monitors regulated output; FBR/FBG form differential input for remote voltage feedback-reduces IR drop errors in high-current CPU rails
OSC / FAULT	Oscillator programming & fault reporting	Sink/source current sets frequency; driven high during OVP/UVP latch; requires VCC cycle to clear

Key Features

Feature	Design Value
Dual-phase interleaving	180° phase shift reduces input capacitor RMS current by ~30%, enabling smaller bulk capacitance and lower EMI
Dynamic VID transition	Steps voltage in 12.5mV increments per clock cycle during runtime; masks protections mid-transition to prevent false trips
Integrated remote sense buffer	Unity-gain differential amplifier (CMRR = 40 dB) eliminates need for external op-amp; supports Kelvin sensing at CPU socket
Adaptive anti-cross-conduction	Hardware-controlled dead-time insertion prevents shoot-through during HS/LS switching transitions
Digital soft-start	2048-step linear ramp ensures predictable startup timing and eliminates analog RC component tolerance drift

Applications

Desktop CPU Power Supply

Server Processor VRM

Use Scenario: Regulating core voltage for Intel Pentium 4 or AMD Athlon 64 processors requiring dynamic VID scaling and tight voltage tolerance.

IC Role / Device Role / Timing Role: Dual-phase synchronous buck controller managing two parallel power stages with interleaved timing and real-time current balancing.

Use Value: Achieves <1% output deviation under 50A load transients while meeting VRD 10.0's −25mV offset requirement without external trimming components.

Use Scenario: High-efficiency, high-reliability 12V-to-1.2V conversion for multi-core Xeon or Opteron CPUs in rack-mounted servers.

IC Role / Device Role / Timing Role: Primary VRM controller implementing phase shedding, remote sensing, and coordinated OVP/UVP response across redundant power domains.

Use Value: Enables ±10% inter-phase current matching and 300kHz effective switching-reducing output inductor size by 40% versus single-phase designs.

Workstation GPU Core Rail

Distributed Point-of-Load Module

Use Scenario: Delivering stable 1.0V–1.3V to high-performance GPU cores with rapid load changes during rendering workloads.

IC Role / Device Role / Timing Role: Two-phase controller with fast transient response (enabled by 15 V/µs error amp slew rate) and digital soft-start for system-level power sequencing.

Use Value: Maintains 0.5% regulation during 20A/µs load steps; PGOOD asserts only after full soft-start completion and voltage validation.

Use Scenario: Compact, thermally optimized DC-DC module for FPGA or ASIC core supplies in telecom or industrial embedded systems.

IC Role / Device Role / Timing Role: Integrated controller + gate drivers in TQFP44 EP package simplifies layout and enables direct mounting on high-current PCB planes.

Use Value: Exposed thermal pad achieves 40°C/W junction-to-ambient resistance-supports continuous 3W dissipation without heatsink in convection-cooled environments.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual-phase synchronous buck controller applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
ISL6322	Supports 3-phase operation; higher max gate drive (3A); uses analog VID with external resistor ladder	Targeted at higher-current server CPUs (>100A); lacks integrated remote sense buffer	Choose ISL6322 for >3-phase scalability or when analog VID tuning is preferred over digital VID codes
TPS51216	Single-chip solution with integrated MOSFET drivers and D-CAP+ control; no external oscillator adjustment	Optimized for ultrabook and mobile platforms; lower quiescent current but limited to 60A total output	Choose TPS51216 for space-constrained portable designs where integrated FETs eliminate external MOSFET layout complexity

Compared with ISL6322 and TPS51216, the L6710 uniquely combines VRD 10.0–native digital VID decoding, integrated remote sense buffering, and 150kHz–adjustable oscillator in a thermally enhanced TQFP44 package-making it optimal for fixed-form-factor workstation and legacy server VRMs requiring strict compliance and field-serviceable voltage calibration.

Availability

L6710 is available at Aetrix Electronics and suitable for desktop CPU power supplies, server processor VRMs, and distributed point-of-load modules requiring stable component supply and long-term lifecycle support.

Supply support for L6710 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, specializing in power management, microcontrollers, and automotive ICs with vertical manufacturing capability.

The L6710 belongs to ST's high-performance VRM controller product line, engineered specifically for compliant, high-current microprocessor power delivery in desktop, workstation, and entry-server platforms.

FAQ

What is the function of the PGNDS pin and why must it be routed close to ISEN1/ISEN2?

PGNDS is the dedicated power ground sense reference for differential current sensing. Routing it adjacent to ISEN1 and ISEN2 ensures matched trace impedance and common-mode noise coupling-critical for rejecting PCB noise and achieving accurate R_DS(on)-based current measurement within ±10% sharing tolerance.

How does the L6710 implement automatic −25mV offset for VRD 10.0 compliance?

The L6710's internal DAC interprets VID0–VID5 as a maximum voltage code, then digitally subtracts 25mV before generating V_PROG. This offset is hard-coded in silicon and requires no external resistors or calibration-ensuring VRD 10.0–compliant output without design iteration or component count increase.

Can the OSC pin be used to synchronize the L6710 to an external clock?

No-the OSC pin is a current-sinking/source node for frequency programming only. It cannot accept external clock signals. Synchronization requires replacing the internal oscillator with an external signal generator driving the OSC pin through a current-source interface, which is not supported per datasheet and voids specified timing guarantees.

What happens during a dynamic VID transition and how are protections handled?

During VID code change, the L6710 steps V_PROG in 12.5mV increments every oscillator cycle until target is reached. PGOOD, OVP, and UVP comparators are masked for the entire duration; no latching occurs. Protection re-enables only after final voltage settles and validation window passes.

L6710 Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: -

Package/Case:: 44-TQFP Exposed Pad

Packaging:: Tray

Product Status:: Obsolete

Output Type:: Transistor Driver

Function:: Step-Down

Output Configuration:: Positive

Topology:: Buck

Number of Outputs:: 2

Output Phases:: 2

Voltage - Supply (Vcc/Vdd):: 7.5V ~ 15V

Frequency - Switching:: 150kHz

Duty Cycle (Max):: 80%

Synchronous Rectifier:: Yes

Clock Sync:: No

Serial Interfaces:: -

Control Features:: Current Limit, Enable, Frequency Control, Phase Control, Power Good

Operating Temperature:: 0°C ~ 125°C (TJ)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 44-TQFP (10x10)

L6710 FAQ

1.How can I place an order for L6710 through Aetrix?

Please submit a Request for Quotation (RFQ) for L6710 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for L6710 reliable?

The price and inventory of L6710 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for L6710 is usually 5 days.

3.What payment methods are accepted for L6710?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for L6710 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for L6710?

L6710 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your L6710 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for L6710?

For technical support, including L6710 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your L6710 requirements.

6.How does Aetrix verify that L6710 is sourced from the original manufacturer or authorized distributors?

All L6710 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that L6710 meets industry standards.

7.What is the process for return or replacement of L6710?

All L6710 units undergo pre-shipment inspection (PSI). If there is an issue with L6710, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The L6710 part is unused and in its original packaging.

Return procedure for L6710:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…