Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > DC DC Switching Controllers

STMicroelectronics L6712Q

Name: L6712Q
Brand: STMicroelectronics
SKU: L6712Q
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: L6712Q

Manufacturer:: STMicroelectronics

Category:: DC DC Switching Controllers

Package:: 36-VFQFN Exposed Pad

Datasheet:: L6712Q.pdf

Description:: IC REG CTRLR BUCK 36VFQFPN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,649

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

L6712Q from STMicroelectronics is a dual-phase synchronous buck controller IC designed for high-current DC/DC conversion in server VRMs and telecom power supplies. It delivers 0.900V–3.300V programmable output via 3-bit VID, ±0.9% voltage accuracy over line/temperature, and integrated gate drivers capable of 2A source/1.8A sink per phase. The device implements interleaved 180° phase operation with droop-based current sharing (±10% accuracy) and crowbar-latched OVP protection.

For engineers reviewing the L6712Q datasheet, L6712Q pinout, L6712Q application, or L6712Q equivalent, key selection considerations include its VFQFPN-36 package thermal performance (R_thj-amb = 30°C/W), remote sense amplifier integration eliminating external resistor dividers, digital soft-start (2048-step), and dual-mode current sensing (R_dsON or sense resistor).

Technical Context

The L6712Q implements average current-mode control with two independent PWM channels operating at 150kHz nominal frequency (300kHz effective ripple reduction), synchronized with 180° phase shift. Its error amplifier features 15V/µs slew rate and 80dB DC gain to support fast transient response in high-dI/dt CPU load scenarios.

Current sensing uses fully differential inputs (ISEN1/PGNDS1 and ISEN2/PGNDS2) with 50µA typical bias current and 85µA threshold bias, enabling accurate R_dsON-based or resistor-based current measurement. The programmable droop function sources 50µA at full load from the DROOP pin to implement load-line regulation without external components.

Key Specifications

Parameter	Value and Actual Design Meaning
Output Voltage Range	0.900V–3.300V via 3-bit VID code; external reference support (0.800V–3.300V) when VID=111
Voltage Accuracy	±0.9% including error amplifier offset; enables tight regulation for sub-1V CPU cores
Switching Frequency	150kHz per phase (300kHz effective output ripple); externally adjustable via OSC pin current (6kHz/µA gain)
Gate Drive Capability	2A high-side source / 1.5Ω sink; 1.8A low-side source / 1.1Ω sink - drives N-channel MOSFETs directly
Current Sharing Accuracy	±10% across phases under static/dynamic loads using adaptive current correction logic
Protection Functions	Crowbar-latched OVP (115–130% VOUT), non-latched UVP (55–65% VOUT), and per-phase OCP using R_dsON or sense resistor
Soft-Start	Digital 2048-step ramp - eliminates inrush current and enables precise startup timing control

Pinout & Package

Package: VFQFPN-36 (6×6×1.0 mm) with exposed thermal pad connected to PGND for 30°C/W junction-to-ambient thermal resistance.

Pin/Terminal	Circuit Role	Design Meaning
LGATE1 / LGATE2	Low-side gate driver outputs	Drive N-MOSFET sources; require series resistors to damp ringing and reduce switching losses
UGATE1 / UGATE2	High-side gate driver outputs	Drive N-MOSFET gates referenced to PHASEx; bootstrapped supply via BOOTx capacitors
PHASE1 / PHASE2	High-side driver return paths	Connect to HS MOSFET sources; form bootstrap return nodes and carry high di/dt currents
ISEN1 / ISEN2 & PGNDS1 / PGNDS2	Differential current sense inputs	Enable Kelvin-connected R_dsON or sense resistor measurement; routed as matched pairs to reject common-mode noise
VSEN / FBG / FBR	Remote sense amplifier inputs	VSEN = sensed output; FBG/FBR = differential remote sense points - eliminate IR drop compensation errors
REF_IN/OUT	Bidirectional reference pin	Outputs internal 1.235V bandgap (3mA capable) or accepts external 0.8–3.3V reference when VID=111
OSC/INH/FAULT	Oscillator/inhibit/fault reporting	Sets frequency via current sink/source; pulls high during OVP; pulled low ≤0.6V to inhibit operation

Key Features

Feature	Design Value
Interleaved dual-phase control	180° phase shift reduces input capacitor RMS current by ~30%, enabling smaller bulk capacitance
Integrated remote sense amplifier	Eliminates external resistor divider; recovers voltage drop across PCB traces and connectors
Programmable droop function	50µA current source at full load enables automatic load-line regulation without external op-amps
Digital soft-start	2048-step linear ramp ensures monotonic VOUT rise and prevents overshoot during cold start
Crowbar OVP protection	Latches low-side MOSFET ON during overvoltage, forcing immediate shutdown and protecting downstream loads

Applications

Server CPU Voltage Regulator

Telecom Base Station PSU

Use Scenario: Powering multi-core x86 processors requiring dynamic voltage scaling and sub-1V operation under 100A+ loads.

IC Role / Device Role / Timing Role: Dual-phase synchronous buck controller managing phase interleaving, current balancing, and fast load transient response.

Use Value: ±0.9% output accuracy and 15V/µs error amplifier slew rate maintain regulation during 10A/µs CPU load steps.

Use Scenario: High-efficiency 12V-to-3.3V intermediate bus conversion in 5G radio units with strict thermal constraints.

IC Role / Device Role / Timing Role: Two-phase controller driving discrete MOSFETs with integrated gate drivers and thermal-aware layout support.

Use Value: VFQFPN-36 package (30°C/W) and exposed thermal pad enable sustained 40W dissipation without heatsink in compact RF modules.

Network Switch ASIC Supply

Industrial PLC I/O Module

Use Scenario: Providing tightly regulated 1.2V/1.8V rails to high-speed SerDes and packet processing ASICs in Layer-3 switches.

IC Role / Device Role / Timing Role: Precision voltage controller implementing VID-based dynamic voltage identification and PGOOD sequencing.

Use Value: VID0–VID2 pins enable hardware-selectable output voltages; PGOOD signal coordinates power-up with FPGA configuration.

Use Scenario: Distributed 5V/3.3V power for isolated analog I/O and communication interfaces in harsh industrial environments.

IC Role / Device Role / Timing Role: Robust DC/DC controller with latch-off OVP, non-latch UVP, and R_dsON-based current sensing for maintenance-free operation.

Use Value: Crowbar OVP protects sensitive analog front-ends; ±10% current sharing ensures balanced thermal stress across dual-phase layout.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual-phase synchronous buck controller applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
ISL6322IRZ	4-bit VID (0.3–2.0V range), 300kHz fixed frequency, no droop function, SOIC-40 package	Lacks programmable droop and remote sense amplifier; requires external current-sense amplifiers	Preferred for cost-sensitive telecom systems where fixed 300kHz operation suffices and board space allows SOIC-40
TPS51220ARUKR	Single-phase only, integrated MOSFETs (30A max), 3–24V input, QFN-32 package	Not dual-phase; limited to lower current (<30A); lacks R_dsON sensing and crowbar OVP	Suitable for compact embedded designs needing integrated power stage but not high-current server-level performance

Compared with ISL6322IRZ and TPS51220ARUKR, the L6712Q uniquely combines dual-phase interleaving, droop-based current sharing, and integrated remote sense - making it optimal for >60A CPU/ASIC supplies where thermal density and voltage accuracy are critical.

Availability

L6712Q is available at Aetrix Electronics and suitable for server motherboard design, telecom base station power systems, and industrial PLC power management requiring stable component supply and long-term lifecycle support.

Supply support for L6712Q includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, specializing in power management, microcontrollers, and automotive ICs with vertical manufacturing capability.

The L6712Q belongs to ST's high-current VRM controller product line, engineered specifically for enterprise-class computing and communications infrastructure demanding precision regulation, thermal efficiency, and robust fault protection.

FAQ

What is the maximum supported output current for the L6712Q?

The L6712Q itself does not set a hard current limit - it controls external N-channel MOSFETs. With appropriate MOSFET selection (e.g., 3mΩ R_dsON devices) and thermal design using the VFQFPN-36 package, designs routinely achieve >100A total output. Current capability depends on external component ratings, PCB copper area, and airflow.

Can the L6712Q operate with only one phase enabled?

No - the L6712Q is strictly a dual-phase controller requiring both channels to be populated and configured. It lacks single-phase disable functionality; unused phase connections must follow datasheet termination guidelines (e.g., grounding unused ISEN/PGNDS) to prevent malfunction.

How does the DROOP pin function in current-sharing applications?

The DROOP pin sources 50µA at full load (47.5–52.5µA typ.), scaling linearly with total output current. When connected to FB through a resistor, it creates a controlled voltage drop proportional to load - implementing automatic load-line regulation that balances current between phases without feedback interaction.

Is the REF_IN/OUT pin required to be decoupled, and what capacitor value is recommended?

Yes - REF_IN/OUT must be decoupled with a 1nF ceramic capacitor to SGND, with total capacitance not exceeding 100nF. This stabilizes the internal reference during fast transients and prevents oscillation when sourcing up to 3mA; larger values degrade soft-start response and reference settling time.

L6712Q Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: -

Package/Case:: 36-VFQFN Exposed Pad

Packaging:: Tube

Product Status:: Obsolete

Output Type:: Transistor Driver

Function:: Step-Down

Output Configuration:: Positive

Topology:: Buck

Number of Outputs:: 2

Output Phases:: 2

Voltage - Supply (Vcc/Vdd):: 7.5V ~ 15V

Frequency - Switching:: 150kHz

Duty Cycle (Max):: 80%

Synchronous Rectifier:: Yes

Clock Sync:: No

Serial Interfaces:: -

Control Features:: Frequency Control, Phase Control, Power Good

Operating Temperature:: -40°C ~ 125°C (TJ)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 36-VFQFPN (6x6)

L6712Q FAQ

1.How can I place an order for L6712Q through Aetrix?

Please submit a Request for Quotation (RFQ) for L6712Q on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for L6712Q reliable?

The price and inventory of L6712Q are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for L6712Q is usually 5 days.

3.What payment methods are accepted for L6712Q?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for L6712Q transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for L6712Q?

L6712Q orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your L6712Q order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for L6712Q?

For technical support, including L6712Q datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your L6712Q requirements.

6.How does Aetrix verify that L6712Q is sourced from the original manufacturer or authorized distributors?

All L6712Q products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that L6712Q meets industry standards.

7.What is the process for return or replacement of L6712Q?

All L6712Q units undergo pre-shipment inspection (PSI). If there is an issue with L6712Q, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The L6712Q part is unused and in its original packaging.

Return procedure for L6712Q:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…