STMicroelectronics L6714TR
- Part No.:
- L6714TR
- Manufacturer:
- STMicroelectronics
- Category:
- Special Purpose Regulators
- Package:
- 64-TQFP Exposed Pad
- Datasheet:
-
L6714TR.pdf
- Description:
- IC REG CTRLR VR10 4OUT 64TQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,900
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
L6714TR from STMicroelectronics is a 4-phase synchronous buck controller with integrated high-current gate drivers, designed for Intel VR10.x/VR11 and AMD 6-bit CPU voltage regulation. It delivers ±0.5% output voltage accuracy, supports up to 1.60000 V (Intel) or 1.5500 V (AMD), features full differential current sensing across inductor or low-side MOSFET, and operates with 90° phase shift per channel in TQFP64 package with exposed pad - deployed in high-current desktop/server VRD power supplies.
For engineers reviewing the L6714TR datasheet, L6714TR pinout, L6714TR application, or L6714TR equivalent, this device requires attention to DAC selection (VID_SEL/DAC_CS_SEL), programmable OVP threshold (ROVP), thermal monitor configuration (TM/VR_HOT/VR_FAN), and dual-mode soft-start (SSOSC/REF), all critical for stable multi-phase CPU core voltage delivery under dynamic load transitions.
Technical Context
The L6714TR implements a four-phase interleaved PWM architecture with adaptive anti-cross-conduction logic per channel and fixed 150 kHz base oscillator (externally adjustable via OSC/FAULT pin). Each phase includes dedicated UGATE/LGATE drivers, boot circuitry (BOOTx/PHASEx), and independent current-sense inputs (CSx+/CSx−) supporting either low-side MOSFET or inductor DCR sensing.
It embeds dual DAC architectures: 7/8-bit Intel VR10.x/VR11 (VID0–VID7, VID_SEL-controlled) and 6-bit AMD mode (VID0–VID5), both referenced to a 1.240 V internal offset source. Voltage positioning includes droop (DROOP pin), programmable reference offset (OFFSET pin), and dynamic VID management with SS_END/PGOOD signaling.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Accuracy | ±0.5% over line, load, and temperature - ensures tight CPU core voltage compliance for VR10/VR11/AMD 6-bit specifications. |
| Voltage Range | Up to 1.60000 V (Intel VR10.x/VR11) or 1.5500 V (AMD 6-bit) - selectable via DAC/CS_SEL and VID_SEL pins. |
| Phase Configuration | 4-phase interleaved with 90° phase shift - reduces input/output ripple and enables higher effective switching frequency at load. |
| Current Sensing | Dual-mode: low-side MOSFET RDS(on) or inductor DCR - configurable per channel via CSx+/CSx− inputs and DAC/CS_SEL resistor. |
| Oscillator Frequency | Internally fixed at 150 kHz per phase (600 kHz effective at output); externally adjustable via OSC/FAULT pin - sets timing for PWM generation and protection response. |
| Protection Features | Programmable OVP (ROVP), preliminary OVP, constant over-current, UVLO, and thermal monitoring (TM/VR_HOT/VR_FAN) - enables robust fault recovery without external supervision. |
| Package | TQFP64 (10 mm × 10 mm) with exposed thermal pad - supports high-power dissipation in compact VRM modules. |
Pinout & Package
TQFP64 package with exposed thermal pad (mechanical data per STMicroelectronics Doc. 6714-67); pin count: 64; body size: 10 mm × 10 mm; pitch: 0.5 mm; RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| UGATE1–UGATE4 | High-side gate driver outputs | Drive N-channel HS MOSFET gates with adaptive dead-time control; require series resistors for EMI/power optimization. |
| LGATE1–LGATE4 | Low-side gate driver outputs | Drive N-channel LS MOSFET gates; each referenced to respective PGNDx for accurate current sensing. |
| CS1+ to CS4− | Differential current sense inputs | Accept either low-side RDS(on) voltage or inductor DCR voltage; enable per-phase current balancing and OCP. |
| VID0–VID7 / D-VID | Digital voltage identification interface | Set target output voltage: 8-bit for Intel VR10.x/VR11 (VID0–VID7), 6-bit for AMD (VID0–VID5); D-VID output signals transition completion. |
| SS_END / PGOOD | Soft-start completion or power-good indicator | Open-drain signal: pulled low during soft-start or fault; released when output reaches regulation (Intel) or VSEN threshold (AMD). |
| TM, VR_HOT, VR_FAN | Thermal monitoring interface | TM senses die temperature; VR_HOT asserts on alarm threshold (125°C typ), VR_FAN on warning threshold (105°C typ) - enables system-level thermal throttling. |
Key Features
| Feature | Design Value |
|---|---|
| Embedded VRD thermal monitor | On-die temperature sensing with two programmable thresholds (warning/alarm) drives open-drain VR_FAN/VR_HOT outputs for host system thermal management. |
| Dynamic VID management | Supports real-time voltage scaling via VID code updates; D-VID pin confirms transition completion after 32 clock cycles - essential for CPU power state transitions (C-states). |
| Adjustable reference voltage offset | 1.240 V internal reference; OFFSET pin accepts external resistor to inject programmable positive offset into FB node - enables precise voltage positioning for droopless or droop-based designs. |
| Low-Side-Less startup | Enables initial startup without low-side MOSFET conduction - avoids shoot-through risk during initial bootstrap capacitor charging in high-VIN applications. |
| Full differential current sensing | Per-phase CSx+/CSx− inputs support either low-side RDS(on) or inductor DCR sensing - eliminates need for external current-sense amplifiers and improves phase current matching. |
Applications
| Desktop CPU VRD | Workstation VRM Module |
|---|---|
|
Use Scenario: High-current voltage regulation for Intel Core 2 Duo or AMD Athlon 64 FX processors in ATX desktop motherboards. IC Role / Device Role / Timing Role: 4-phase controller managing core VDD with dynamic VID updates during P-state transitions and thermal throttling via VR_HOT. Use Value: ±0.5% accuracy and droop compensation maintain CPU stability under 100 A transient loads while minimizing output capacitance. |
Use Scenario: Compact, high-efficiency VRM module for dual-socket Xeon workstation platforms requiring remote sense and thermal telemetry. IC Role / Device Role / Timing Role: Centralized 4-phase controller with integrated drivers and remote sense buffer (FBR/FBG) delivering regulated 1.25 V @ 120 A to CPU cores. Use Value: Integrated remote sense buffer eliminates layout sensitivity; VR_FAN/VR_HOT outputs feed BMC for predictive fan speed control and thermal event logging. |
| Server CPU Power Supply | Embedded Computing VRD |
|
Use Scenario: Multi-rail power supply for dual-CPU server boards supporting VR11 compliance and PMBus-compatible sequencing. IC Role / Device Role / Timing Role: Primary VRD controller implementing Intel VR11 DAC, programmable OVP (ROVP), and SS_END signaling for coordinated rail bring-up. Use Value: Preliminary OVP detection before UVLO prevents catastrophic failure during hot-swap events; constant OCP mode sustains current until UVP triggers graceful shutdown. |
Use Scenario: Space-constrained embedded computing platform (e.g., COM Express Type 7) requiring scalable CPU voltage with minimal BOM count. IC Role / Device Role / Timing Role: Single-chip 4-phase solution with embedded drivers and thermal monitor - replaces discrete controller + driver + sensor ICs. Use Value: TQFP64 exposed-pad package achieves <15°C/W θJA; integrated current sensing eliminates four external sense resistors and associated layout area. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 4-phase CPU voltage regulator controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ISL6322IRZ | 3-phase controller with external drivers; no embedded thermal monitor; supports VR11 but not AMD 6-bit DAC. | Requires external high-current drivers and separate thermal IC; limited to Intel-only platforms. | Select when board space allows discrete driver placement and thermal monitoring is handled by system BMC. |
| RT8803AZSP | 4-phase controller with integrated drivers; supports VR11 and AMD 6-bit; ±0.8% accuracy; no droop function or DROOP pin. | Lacks programmable droop and dedicated thermal alarm outputs (VR_HOT/VR_FAN); uses single thermal alert pin. | Choose for cost-sensitive VRMs where ±0.8% accuracy suffices and thermal telemetry is simplified. |
Compared with ISL6322IRZ and RT8803AZSP, the L6714TR uniquely combines Intel/AMD DAC support, ±0.5% accuracy, per-phase current sensing flexibility, and dual-threshold thermal outputs - making it optimal for high-reliability desktop/server VRDs requiring full VRD specification compliance and autonomous thermal protection.
Availability
L6714TR is available at Aetrix Electronics and suitable for desktop CPU VRD, workstation VRM modules, and server CPU power supplies requiring stable component supply, long-term lifecycle support, and traceable sourcing for industrial-grade deployments.
Supply support for L6714TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in power management, microcontrollers, and analog ICs for industrial, automotive, and computing markets.
The L6714TR belongs to ST's VRD/VRM controller product line, engineered specifically for high-efficiency, multi-phase CPU core voltage regulation in desktop, workstation, and server platforms compliant with Intel VR10/VR11 and AMD 6-bit specifications.
FAQ
What is the function of the DAC/CS_SEL pin on the L6714TR?
The DAC/CS_SEL pin sources a constant 12.5 µA current and selects both the integrated DAC (Intel VR10.x/VR11 vs. AMD 6-bit) and current-sensing method (low-side MOSFET vs. inductor DCR) via an external resistor to SGND. Its value determines DAC mapping and sensing topology - it cannot be changed dynamically during operation and must be set at power-on.
How does the L6714TR implement thermal protection?
The L6714TR integrates a die-temperature sensor connected to the TM pin. When temperature exceeds 105°C, VR_FAN asserts; above 125°C, VR_HOT asserts - both open-drain outputs. These signals drive system fans or trigger CPU throttling. TM must be shorted to SGND if unused, and thermal monitoring activates only when VCC exceeds UVLO threshold.
Can the L6714TR operate with only three active phases?
No - the L6714TR is a fixed 4-phase controller with hardwired 90° phase-shift timing and dedicated gate drivers for all four channels. Disabling a phase (e.g., by leaving UGATE/LGATE unconnected) disrupts current sharing, protection coordination, and oscillator synchronization; it is not supported per datasheet design intent or electrical characterization.
What is the role of the DROOP pin in voltage positioning?
The DROOP pin sources a current proportional to total output current. Shorting it to FB implements automatic droop compensation (reducing output voltage linearly with load current), improving transient response and current sharing across phases. Connecting it to SGND disables droop; adding a resistor/capacitor enables custom current-derived feedback for specialized regulation schemes.
L6714TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 64-TQFP Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Applications:
- Controller, Intel VR10, VR11, AMD CPU
- Voltage - Input:
- 12V
- Number of Outputs:
- 4
- Voltage - Output:
- 0.3V ~ 1.6V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 64-TQFP-EP (10x10)
L6714TR FAQ
1.How can I place an order for L6714TR through Aetrix?
Please submit a Request for Quotation (RFQ) for L6714TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for L6714TR reliable?
The price and inventory of L6714TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for L6714TR is usually 5 days.
3.What payment methods are accepted for L6714TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for L6714TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for L6714TR?
L6714TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your L6714TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for L6714TR?
For technical support, including L6714TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your L6714TR requirements.
6.How does Aetrix verify that L6714TR is sourced from the original manufacturer or authorized distributors?
All L6714TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that L6714TR meets industry standards.
7.What is the process for return or replacement of L6714TR?
All L6714TR units undergo pre-shipment inspection (PSI). If there is an issue with L6714TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The L6714TR part is unused and in its original packaging.
Return procedure for L6714TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
L6714TR Tags

-
TPS51206DSQR
Texas Instruments

-
TPS51200DRCR
Texas Instruments

-
TPS51200DRCT
Texas Instruments

-
TPS62740DSSR
Texas Instruments

-
TPS51100DGQR
Texas Instruments
-
NCP51200MNTXG
onsemi
-
NCP51400MNTXG
onsemi

-
RT9026GSP
Richtek USA Inc.

-
LP2998MRX/NOPB
Texas Instruments

-
TPS51200QDRCRQ1
Texas Instruments

-
DPA423GN-TL
Power Integrations

-
LM10011SD/NOPB
Texas Instruments
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

