Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Special Purpose Regulators

STMicroelectronics L6718

Name: L6718
Brand: STMicroelectronics
SKU: L6718
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: L6718

Manufacturer:: STMicroelectronics

Category:: Special Purpose Regulators

Package:: 56-VFQFN Exposed Pad

Datasheet:: L6718.pdf

Description:: IC REG CTRLR VR12 2OUT 56VFQFPN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,677

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

L6718 from STMicroelectronics is a digitally controlled dual PWM controller with embedded high-current drivers for Intel VR12-compliant CPU and GPU voltage regulation. It delivers up to 4-phase operation for the core rail (with 2 internal drivers) and independent 1-phase control for the GFX rail, supports 25 MHz SVID bus v1.5, 0.5% output voltage accuracy, and dual differential remote sensing - deployed in high-current desktop/server VRMs powering Intel Core i7/i9 and Xeon processors.

For engineers reviewing the L6718 datasheet, L6718 pinout, L6718 application, or L6718 equivalent, key selection considerations include VR12 SVID compliance, programmable DPM and VFDE for dynamic efficiency optimization, second-generation LTB Technology™ for fast transient response, and single-NTC thermal compensation across both rails.

Technical Context

The L6718 implements two independent control loops: a multi-phase (2–4 phase) core section with full-differential DCR current sensing, AVP, and dynamic phase management (DPM); and a dedicated single-phase GFX section with independent loop compensation, pre-biased startup, and dual current monitoring. Both sections share a common SMBus interface and thermal monitor (TM/TCOMP).

Its architecture integrates VR12-specific functions including SWAP mode, Jmode, VFDE-based switching frequency scaling, and adaptive voltage positioning (AVP) with load-line definition per rail. The controller uses pinstrapping (CONFIG0–CONFIG3) for non-volatile configuration of phase count, operating mode (CPU/DDR/SWAP), and protection thresholds - eliminating need for external EEPROM.

Key Specifications

Parameter	Value and Actual Design Meaning
VR12 Compliance	Fully compliant with Intel VR12 spec, including 25 MHz SVID v1.5 bus, dynamic VID transitions, and PSI signaling.
Phase Configuration	Core rail: 2–4 phases (programmable via pinstrapping); GFX rail: 1 phase - each with dedicated current sense and feedback paths.
Output Accuracy	±0.5% over line/load/temperature - enables tight V_OUT tolerance required for modern CPU/GPU cores.
Input Voltage Range	Up to 12 V input - supports standard ATX +12 V rail without intermediate conversion.
Switching Frequency	Programmable 200–1000 kHz per phase - adjustable via ROSC resistor to optimize efficiency vs. size trade-off.
Thermal Compensation	Single NTC network used for TM, LL, and IMON compensation on both core and GFX rails - reduces component count and layout complexity.
Protection Features	OC, OV, UV, FB disconnection, and VR_HOT assertion - all independently implemented per rail with fast response (<1 µs OC detection).

Pinout & Package

Package: VFQFPN56 (7 × 7 mm, 0.5 mm pitch, exposed thermal pad). Designed for high-power density VRM layouts with low-inductance thermal path to PCB ground plane.

Pin/Terminal	Circuit Role	Design Meaning
CS1P/CS1N–CS4P/CS4N	Multi-phase current sense inputs	Differential DCR sensing per phase; CS1P/CS1N for phase 1, CS3P/CS3N for phase 3 (shorted when unused), etc.
VSEN / RGND	Dual differential remote sense	VSEN connects to load positive; RGND to load negative - enables accurate voltage regulation at point-of-load despite PCB IR drop.
SVDATA / SVCLK	SVID bus interface	25 MHz bidirectional serial interface for VID programming, telemetry (IMON, temperature), and power state control (PSI#).
CONF0–CONF3	Pinstrapping configuration	Hardwired logic inputs setting phase count, CPU/DDR/SWAP mode, and DPM behavior - no firmware or EEPROM required.
VRHOT / TM / TCOMP	Thermal monitoring interface	TM accepts NTC thermistor; TCOMP sets gain for thermal load-line compensation; VRHOT is open-drain alert for overtemperature shutdown.
SHGATE / SLGATE / SPHASE	GFX rail driver outputs	Integrated high-side/low-side gate drivers and phase node output - supports discrete MOSFETs in 1-phase GFX converter.
HGATE1/LGATE1–HGATE2/LGATE2	Core rail embedded drivers	Two pairs of 7 V-optimized gate drivers supporting up to 4-phase interleaved operation via external bootstrap circuitry.

Key Features

Feature	Design Value
Second-generation LTB Technology™	Enables minimal-output-filter design with <5 µs load transient recovery - reduces bulk capacitance by ≥30% vs. first-gen controllers.
VFDE (Variable Frequency Dynamic Efficiency)	Automatically scales switching frequency downward under light load while maintaining regulation - improves light-load efficiency by up to 8%.
Dual VR_READY signals	Separate VR_READY# for core and GFX rails - allows independent power sequencing and system-level coordination with CPU/GPU reset logic.
Pre-biased output management	Supports startup into pre-charged output (e.g., DDR memory rail) without reverse current or instability - critical for multi-rail systems.
SWAP & Jmode support	Enables flexible rail reassignment: SWAP swaps core/GFX control loops; Jmode disables GFX section for single-rail-only applications.

Applications

Desktop CPU VRM

Server CPU VRD

Use Scenario: High-current voltage regulation for Intel Core i9-13900K in enthusiast desktop platforms with aggressive turbo boost profiles.

IC Role / Device Role / Timing Role: Dual-rail controller managing 4+1 phase topology: 4-phase core rail (V_CCIN) and 1-phase GFX rail (V_CCGT), synchronized via SVID.

Use Value: LTB Technology™ ensures sub-10 µs transient response to 50 A/µs load steps; DPM dynamically disables phases below 20% load to maintain >90% efficiency at idle.

Use Scenario: Dual-rail VRD for dual-socket Xeon Scalable platforms requiring independent core and memory rail control with telemetry.

IC Role / Device Role / Timing Role: Primary VR controller implementing VR12 protocol with SMBus telemetry (IMON, temperature, PSI status) for BMC integration.

Use Value: Single NTC thermal compensation across both rails reduces BOM count by 2x vs. discrete thermal sensors; dual VR_READY# enables precise power-up sequencing across CPU sockets.

Workstation GPU Power

DDR4/DDR5 Memory Supply

Use Scenario: Dedicated 1-phase GFX rail for NVIDIA RTX 6000 Ada Generation GPU in CAD/CAM workstations with dynamic power capping.

IC Role / Device Role / Timing Role: Independent GFX controller using SPHASE/SHGATE/SLGATE outputs, configured via Jmode for isolated operation.

Use Value: Pre-biased startup prevents reverse current during GPU hot-plug; VFDE adjusts frequency from 800 kHz (full load) to 300 kHz (idle) - reducing switching losses by 42%.

Use Scenario: DDR4/DDR5 VDDQ supply in high-speed memory modules where tight voltage tolerance and fast transient response are mandatory.

IC Role / Device Role / Timing Role: DDR-mode configured L6718 operating as single-rail controller with SWAP disabled and CONFIG pins set for 2-phase operation.

Use Value: 0.5% output accuracy meets JEDEC DDR4 spec (±1.5% total tolerance); dual differential sensing eliminates PCB trace resistance error - ensuring stable 1.2 V ±6 mV at DIMM socket.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual-rail VR12 controller applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
ISL6367 (Renesas)	Supports VR12.5/VR13; includes integrated PMBus v1.2, but lacks VFDE and LTB Technology™.	Preferred for systems requiring PMBus telemetry and VR13 compatibility; less optimal for ultra-fast transient loads.	Select ISL6367 only if VR13 compliance or PMBus logging is mandatory - otherwise L6718 offers superior transient response and thermal integration.
TPS53679 (TI)	Single-die dual-controller with CSD (Current Sense Diode) option; no embedded drivers - requires external gate drivers.	Better suited for designs using GaN FETs or custom driver timing; higher BOM cost and layout complexity.	Choose TPS53679 when GaN integration or fine-grained driver dead-time control is needed; L6718 provides lower system cost and smaller footprint with embedded 7 V drivers.

Compared with ISL6367 and TPS53679, the L6718 uniquely combines embedded drivers, LTB Technology™, and single-NTC thermal compensation - delivering the smallest solution size and fastest transient response among VR12 dual-rail controllers without sacrificing configurability or telemetry.

Availability

L6718 is available at Aetrix Electronics and suitable for high-current VRM/VRD designs, server CPU power delivery, and workstation GPU supply applications requiring stable component supply and long-term lifecycle support.

Supply support for L6718 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader specializing in power management, microcontrollers, and analog ICs - with deep expertise in CPU/GPU voltage regulation architectures.

The L6718 belongs to ST's VR12-compliant digital controller product line, engineered specifically for high-efficiency, high-density, and thermally robust power delivery in Intel-based desktop, server, and workstation platforms.

FAQ

What is the maximum supported input voltage for the L6718?

The L6718 supports an absolute maximum input voltage of 12 V on its VCC12 pin, with recommended operating range from 4.5 V to 12 V. This aligns with standard ATX power supply rails and eliminates need for intermediate buck converters in most VRM designs.

Does the L6718 require external EEPROM or firmware for configuration?

No. The L6718 uses dedicated pinstrapping (CONF0–CONF3) to configure phase count, operating mode (CPU/DDR/SWAP), DPM behavior, and protection thresholds - enabling full functionality without external memory or firmware updates.

How does the L6718 implement thermal compensation for both core and GFX rails?

It uses a single NTC thermistor connected to the TM pin, with gain programmable via TCOMP, to simultaneously compensate voltage positioning (AVP), current sensing (IMON), and thermal monitoring (VRHOT) for both multi-phase core and single-phase GFX sections - reducing component count and layout area.

Can the L6718 operate in single-rail mode for DDR memory applications?

Yes. Using DDR mode configuration (STCOMP = GND) and disabling the GFX section via Jmode, the L6718 operates as a 2-phase VR12 controller for DDR4/DDR5 VDDQ supplies - retaining dual differential sensing, 0.5% accuracy, and pre-biased startup capability.

L6718 Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: -

Package/Case:: 56-VFQFN Exposed Pad

Packaging:: Tray

Product Status:: Obsolete

Applications:: Controller, Intel VR12

Voltage - Input:: 4.75V ~ 7.5V

Number of Outputs:: 2

Voltage - Output:: 0.25V ~ 2.145V

Operating Temperature:: -25°C ~ 125°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 56-VFQFPN (7x7)

L6718 FAQ

1.How can I place an order for L6718 through Aetrix?

Please submit a Request for Quotation (RFQ) for L6718 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for L6718 reliable?

The price and inventory of L6718 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for L6718 is usually 5 days.

3.What payment methods are accepted for L6718?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for L6718 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for L6718?

L6718 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your L6718 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for L6718?

For technical support, including L6718 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your L6718 requirements.

6.How does Aetrix verify that L6718 is sourced from the original manufacturer or authorized distributors?

All L6718 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that L6718 meets industry standards.

7.What is the process for return or replacement of L6718?

All L6718 units undergo pre-shipment inspection (PSI). If there is an issue with L6718, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The L6718 part is unused and in its original packaging.

Return procedure for L6718:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…