My Inquiry
My Account
STMicroelectronics L6718TR
- Part No.:
- L6718TR
- Manufacturer:
- STMicroelectronics
- Category:
- Special Purpose Regulators
- Package:
- 56-VFQFN Exposed Pad
- Datasheet:
-
L6718TR.pdf
- Description:
- IC REG CTRLR VR12 2OUT 56VFQFPN
- Quantity:
- Payment:
- Shipping:
Inventory:4,028
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
L6718TR from STMicroelectronics is a digitally controlled dual PWM controller with embedded high-current drivers for Intel VR12-compliant CPU and GPU voltage regulation, supporting up to 4+1 phases (4-phase core + 1-phase GFX), 25 MHz SVID bus interface, 0.5% output voltage accuracy, and VFQFPN56 7×7 mm package with exposed thermal pad.
For engineers reviewing the L6718TR datasheet, L6718TR pinout, L6718TR application, or L6718TR equivalent, this device serves as a compact, production-qualified VR12 power management solution requiring precise phase configuration, differential current sensing, adaptive voltage positioning, and SMBus-controlled dynamic phase management in high-performance desktop/server CPU and DDR memory power delivery systems.
Technical Context
The L6718TR implements a dual-loop architecture: a multi-phase (2–4 phase) core section with full-differential DCR current sensing, independent single-phase GFX loop, and shared SVID interface for coordinated power state transitions. It integrates second-generation LTB Technology™ for fast load transient response using minimal output filter components.
Its control logic supports VR12 rev. 1.5 compliance including SWAP, Jmode, and multi-rail-only modes; features programmable switching frequency via ROSC resistor, VFDE-based efficiency optimization, and dual VR_READY signaling for synchronized system power sequencing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VR12 Compliance | Full SVID rev. 1.5 support at 25 MHz - enables direct communication with Intel CPUs for VID updates, power state transitions, and telemetry. |
| Phase Configuration | Core section: 2–4 phases with 2 internal drivers; GFX section: 1 dedicated phase with internal driver - enables scalable high-current CPU/GPU rail design. |
| Output Accuracy | ±0.5% over temperature and line - ensures tight voltage regulation critical for modern low-voltage, high-current processor operation. |
| Voltage Positioning | AVP (adaptive voltage positioning) with programmable load-line - dynamically lowers output voltage under load to reduce power loss while maintaining margin. |
| Current Sensing | Full-differential DCR sensing per phase - eliminates need for sense resistors, improves efficiency, and enables accurate per-phase current monitoring. |
| Thermal Compensation | Single NTC network for TM, LL, and IMON compensation across both sections - simplifies thermal design while maintaining voltage accuracy under thermal stress. |
| Protection Features | OC, OV, UV, FB disconnection, and dual VR_READY assertion - provides independent fault detection and safe power-up/down sequencing for CPU and GPU rails. |
Pinout & Package
The L6718TR is housed in a VFQFPN56 7×7 mm package with exposed thermal pad, optimized for high-power density and thermal dissipation in VRM/VRD applications.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS1P / CS1N | Core phase 1 current sense inputs | Differential input pair for DCR-based current measurement on phase 1; requires R-C filter on CS1P and RG resistor on CS1N for accurate sensing. |
| CS3P / CS3N | Core phase 3 current sense inputs | Optional differential inputs for 3rd core phase; short CS3P to VOUT and connect CS3N to VOUT via RG when unused. |
| TM | Thermal monitor input | Analog input for NTC thermistor network - used for VRHOT assertion, thermal zone reporting, and load-line thermal compensation. |
| VSEN / RGND | Dual remote sense inputs | Enable Kelvin sensing of output voltage at load; VSEN sources 50 µA, RGND connects to load ground to reject PCB IR drop. |
| SVDATA / SVCLK | SVID bus interface | 2-wire serial interface compliant with Intel VR12 spec - carries VID commands, telemetry, and power state signals (PSI#). |
| VRHOT | Open-drain thermal alert | Active-low signal asserted when TM-sensed temperature exceeds TMAX - triggers system-level thermal throttling or shutdown. |
| VREADY / SVREADY | Dual VR_READY outputs | Independent open-drain status signals indicating stable regulation on core and GFX rails - used for CPU/GPU power-good coordination. |
| STCOMP/DDR | Mode selection input | Configures device for CPU mode (pull-high) or DDR mode (pull-to-GND) - determines register map, VID table, and control behavior. |
Key Features
| Feature | Design Value |
|---|---|
| Second-generation LTB Technology™ | Enables simultaneous multi-phase activation during load transients - reduces output voltage droop without increasing output capacitance. |
| VFDE (Variable Frequency Droop Enhancement) | Automatically adjusts switching frequency based on load current - optimizes efficiency across light-to-heavy loads while preserving transient response. |
| DPM (Dynamic Phase Management) | Programmable phase shedding/adding under load - maintains high efficiency at partial load while ensuring full-phase availability during peak demand. |
| Dual differential remote sense | Separate VSEN/RGND pairs for core and GFX rails - eliminates shared-sense errors and enables independent voltage regulation accuracy per rail. |
| Pre-biased output startup | Supports startup into pre-charged output capacitors - prevents reverse current flow and ensures safe power-up in multi-rail systems with hold-up capacitors. |
Applications
| Desktop CPU VRM | Server Processor Power |
|---|---|
|
Use Scenario: High-current voltage regulation for Intel Core i7/i9 and Xeon processors in ATX motherboards. IC Role / Device Role / Timing Role: Dual-rail VR12 controller managing 4-phase CPU core and 1-phase integrated GPU supply with coordinated SVID command execution. Use Value: Enables ±0.5% output accuracy and AVP compliance required by Intel VR12 spec, reducing CPU power loss by up to 12% versus fixed-positioning designs. |
Use Scenario: Multi-socket server motherboard delivering stable power to dual Xeon Scalable processors and associated memory subsystems. IC Role / Device Role / Timing Role: Primary VR controller implementing DPM and VFDE to maintain >90% efficiency across 5–100% load range while meeting strict transient response requirements. Use Value: Reduces thermal stress on VRM MOSFETs and chokes through intelligent phase shedding, extending component lifetime in 24/7 operation. |
| Workstation GPU Supply | DDR3/DDR4 Memory VRD |
|
Use Scenario: Dedicated 1-phase power rail for discrete GPU voltage regulation in high-end workstations. IC Role / Device Role / Timing Role: Independent GFX section with separate control loop, current monitor, and VR_READY signal - decoupled from CPU rail timing. Use Value: Eliminates cross-rail interference during GPU-intensive workloads, ensuring stable GPU clocking and preventing frame drops in CAD/rendering applications. |
Use Scenario: DDR3/DDR4 memory VDDQ and VPP supply in VR12-compliant systems requiring SWAP and Jmode support. IC Role / Device Role / Timing Role: Configured in DDR mode via STCOMP pin to access DDR-specific VID tables and timing parameters per JEDEC specification. Use Value: Guarantees correct memory voltage sequencing and power-state transitions during deep-sleep (C6/C7) states, preventing data corruption or boot failure. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-rail VR12 controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ISL6367IRZ | Triple PWM controller (3+1+1) with higher integration; no embedded drivers - requires external gate drivers. | Supports triple-rail configurations (CPU + GPU + SOC); lacks single-NTC thermal compensation architecture. | Select when needing independent third rail or higher phase count beyond 4+1; accept added BOM cost and layout complexity. |
| RT8803AZSP | VR12.5-compliant dual controller with integrated MOSFET drivers; supports 5+1 phase but uses different SVID timing and thermal model. | Designed for newer Intel 10nm/7nm CPUs; lacks SWAP/Jmode support and has different pinstrapping scheme. | Select for next-gen platform compatibility; avoid for legacy VR12 systems requiring exact SWAP-mode behavior or DDR-mode pinstrapping. |
Compared with ISL6367IRZ and RT8803AZSP, the L6718TR offers tighter integration (embedded drivers), simpler thermal design (single NTC), and native VR12 rev. 1.5 SWAP/Jmode support - making it optimal for cost-sensitive, space-constrained VR12 desktop/server platforms where 4+1 phase capability suffices.
Availability
L6718TR is available at Aetrix Electronics and suitable for high-current VRM/VRD for desktop/server CPUs, DDR3/DDR4 memory supplies, and workstation GPU power delivery requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for L6718TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader specializing in power management, microcontrollers, and analog ICs, with broad industrial, automotive, and computing product portfolios.
The L6718TR belongs to ST's VR12-compliant digital multiphase controller family, designed specifically for high-efficiency, high-density CPU/GPU voltage regulation in performance-critical computing platforms.
FAQ
What is the maximum input voltage supported by the L6718TR?
The L6718TR supports an input voltage up to 12 V on its VCC12 supply pin, enabling direct connection to standard ATX 12 V rails. Its embedded drivers are optimized for 7 V operation, and the controller includes overvoltage protection that triggers at 13.2 V (typ.) on VCC12 to prevent damage during input transients.
How does the L6718TR implement adaptive voltage positioning (AVP)?
The L6718TR implements AVP by generating a programmable load-line slope (RLL) that linearly reduces output voltage as load current increases. This is achieved using internal DACs and current-sense feedback, with slope values set via SVID commands or pinstrapping. The result is reduced power dissipation at nominal load while preserving voltage margin at light load.
Can the L6718TR operate in DDR-only mode without CPU rail activation?
Yes - when STCOMP/DDR is pulled to GND, the L6718TR enters DDR mode and disables the multi-phase core section while retaining full functionality of the single-phase GFX section. In this mode, it uses DDR-specific VID tables and supports Jmode for memory-specific power state transitions, making it suitable for DDR3/DDR4 VDDQ regulation only.
What thermal protection mechanisms does the L6718TR provide?
The L6718TR provides three-tiered thermal protection: (1) VRHOT open-drain output asserted when TM pin voltage crosses TMAX threshold; (2) thermal compensation of load-line and current sensing via TCOMP gain adjustment; and (3) automatic phase shedding via DPM under sustained high-temperature conditions - all coordinated without host intervention.
L6718TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 56-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Applications:
- Controller, Intel VR12
- Voltage - Input:
- 4.75V ~ 7.5V
- Number of Outputs:
- 2
- Voltage - Output:
- 0.25V ~ 2.145V
- Operating Temperature:
- -25°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 56-VFQFPN (7x7)
L6718TR FAQ
1.How can I place an order for L6718TR through Aetrix?
Please submit a Request for Quotation (RFQ) for L6718TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for L6718TR reliable?
The price and inventory of L6718TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for L6718TR is usually 5 days.
3.What payment methods are accepted for L6718TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for L6718TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for L6718TR?
L6718TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your L6718TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for L6718TR?
For technical support, including L6718TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your L6718TR requirements.
6.How does Aetrix verify that L6718TR is sourced from the original manufacturer or authorized distributors?
All L6718TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that L6718TR meets industry standards.
7.What is the process for return or replacement of L6718TR?
All L6718TR units undergo pre-shipment inspection (PSI). If there is an issue with L6718TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The L6718TR part is unused and in its original packaging.
Return procedure for L6718TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
L6718TR Tags
-
TPS51206DSQR
Texas Instruments
-
TPS51200DRCR
Texas Instruments
-
TPS51200DRCT
Texas Instruments
-
TPS62740DSSR
Texas Instruments
-
TPS51100DGQR
Texas Instruments
-
NCP51200MNTXG
onsemi
-
NCP51400MNTXG
onsemi
-
RT9026GSP
Richtek USA Inc.
-
LP2998MRX/NOPB
Texas Instruments
-
TPS51200QDRCRQ1
Texas Instruments
-
DPA423GN-TL
Power Integrations
-
LM10011SD/NOPB
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
