Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > DC DC Switching Controllers

STMicroelectronics L6725ATR

Name: L6725ATR
Brand: STMicroelectronics
SKU: L6725ATR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: L6725ATR

Manufacturer:: STMicroelectronics

Category:: DC DC Switching Controllers

Package:: 16-SOIC (0.154", 3.90mm Width)

Datasheet:: L6725ATR.pdf

Description:: IC REG CTRLR BUCK 16SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,661

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

L6725ATR from STMicroelectronics is a voltage-mode PWM buck controller for synchronous rectified DC-DC converters, supporting input voltages from 1.8V to 18V and supply voltages from 4.5V to 18V. It delivers adjustable output down to 0.6V with ±0.8% accuracy over line and temperature (0°C–125°C), features dual R_DS(on)-based high-side/low-side current sensing, predictive anti-cross-conduction control, and integrated 5V LDO (VCCDR) for gate drivers - deployed in graphic card power stages and low-voltage distributed DC-DC systems.

For engineers reviewing the L6725ATR datasheet, L6725ATR pinout, L6725ATR application, or L6725ATR equivalent, key selection considerations include its 250 kHz / 500 kHz selectable switching frequency, pre-bias startup capability, bootstrap anti-discharging system, sink-current operation post-soft-start, and dual OCP thresholds programmable via external resistors on OCH/OCL pins.

Technical Context

The L6725ATR implements fixed-frequency voltage-mode control with 0–100% duty cycle support and oscillator accuracy of ±5% at both 250 kHz and 500 kHz. Its error amplifier provides 10 MHz GBWP and 5 V/µs slew rate, enabling fast transient response in high-bandwidth buck regulators.

Current protection uses R_DS(on) sensing on both high-side and low-side MOSFETs with independent peak (OCH) and valley (OCL) thresholds, each set by external resistors sourcing/sinking 100 µA. Predictive dead-time control reduces cross-conduction by dynamically adjusting dead time based on PHASE node voltage detection during body-diode conduction.

Key Specifications

Parameter	Value and Actual Design Meaning
Output Voltage Range	Adjustable down to 0.6 V with ±0.8% accuracy over line, load, and temperature - enables precise regulation for modern CPU/GPU core rails.
Switching Frequency	Selectable 250 kHz or 500 kHz via EAREF pin voltage - balances efficiency vs. size trade-offs in compact power designs.
Current Sensing	Dual R_DS(on) sensing: peak limit (OCH) and valley limit (OCL), each set by external resistor - eliminates sense resistor, saves board space and losses.
Driver Strength	High-side source/sink resistance: 1.7 Ω / 1.12 Ω; low-side: 1.15 Ω / 0.6 Ω - supports fast switching of N-channel MOSFETs up to >20 A output.
Protection Features	Over-voltage protection (117–120% V_FB), thermal shutdown (150°C ±10°C), hiccup-mode OCP, and pre-bias startup - ensures robust operation under fault and dynamic load conditions.
Reference Options	Internal 0.6 V reference or external 0–2.5 V reference selectable via EAREF pin - enables flexible feedback design including remote sensing or adaptive margins.
Soft-Start Control	Programmable via capacitor on SS/INH pin; 10 µA current source after 0.5 V threshold - prevents inrush current and enables controlled ramp-up even with pre-biased outputs.

Pinout & Package

Package: SO16N (16-pin narrow-body SOIC, 1.27 mm pitch, JEDEC MS-012AC).

Pin/Terminal	Circuit Role	Design Meaning
1 COMP	Error amplifier output	Connects to compensation network; sets loop stability and transient response bandwidth.
2 SS/INH	Soft-start / inhibit input	Capacitor-to-GND sets soft-start time; <0.5 V disables device - enables sequencing and fault hold-off.
3 EAREF	Reference select / frequency control	Voltage level selects internal/external reference and 250/500 kHz FSW - captured at power-on for configuration lock.
4 OCL	Valley current limit set	100 µA sink current through external resistor sets low-side MOSFET valley-current threshold - protects during off-time.
5 OCH	Peak current limit set	100 µA source current through external resistor sets high-side MOSFET peak-current threshold - protects during on-time.
6 PHASE	High-side source node	Return path for high-side driver; monitored for current sensing and dead-time control - requires low-inductance layout.
7 HGATE	High-side gate drive output	Drives N-channel high-side MOSFET gate; supplied via BOOT - supports fast turn-on/turn-off with low R_ON.
8 BOOT	Bootstrap supply input	Connects to PHASE via capacitor and VCCDR via diode - generates floating supply for high-side driver.
9 PGND	Power ground	Low-impedance return for low-side MOSFET source - must be routed close to LGATE and PGND pins to minimize noise coupling.
10 LGATE	Low-side gate drive output	Drives N-channel low-side MOSFET gate; supplied by VCCDR - optimized for fast sink/source capability.
11 VCCDR	Internally regulated 5 V supply	5 V ±0.5 V output (1 mA–100 mA); powers drivers and internal logic - requires 1 µF ceramic decoupling to PGND.
12 VCC	Main supply input	4.5 V–18 V input; powers internal LDO that generates VCCDR - bypassed when VCC ≈ 5 V to avoid dropout loss.
13 PGOOD	Power-good open-drain output	Active-low signal asserted when V_OUT is within 90–110% of target - enables system power sequencing and fault reporting.
14 SYNCH	Master-slave synchronization input	Enables phase-shifted parallel operation of multiple L6725ATR controllers - eliminates beat frequencies in multi-phase designs.
15 SGND	Analog ground reference	Reference for FB, COMP, EAREF, OCL, OCH - must be separated from PGND and connected at single point for noise immunity.
16 FB	Feedback input	Inverting input of error amplifier; senses output voltage via resistor divider - also used for over-voltage protection trigger.

Key Features

Feature	Design Value
Predictive anti-cross-conduction control	Dynamically adjusts dead time by monitoring PHASE node voltage (<−350 mV) to minimize shoot-through while maintaining <20 ns dead time.
Bootstrap anti-discharging system	Prevents BOOT capacitor discharge during low-duty-cycle operation - enables stable high-side drive even at sub-100 ns minimum on-time.
Pre-bias startup capability	Allows controlled ramp-up when output is pre-charged; sink current disabled during soft-start to prevent reverse current flow.
Dual R_DS(on) current sensing	Independent peak (OCH) and valley (OCL) thresholds eliminate need for external sense resistors - reduces BOM cost and PCB area.
Programmable switching frequency	250 kHz or 500 kHz selected via analog voltage on EAREF pin - avoids external clock components and simplifies layout.

Applications

Graphics Card VRM

Server CPU Core Rail

Use Scenario: High-current, low-voltage power delivery to GPU cores requiring tight regulation and fast transient response.

IC Role / Device Role / Timing Role: Primary PWM controller managing synchronous buck stage with dual-MOSFET drive and R_DS(on) current sensing.

Use Value: ±0.8% output accuracy and 500 kHz switching enable compact inductor/capacitor selection while maintaining <10 mV droop under 10 A/µs load steps.

Use Scenario: Distributed 0.6–1.2 V power conversion for multi-core server CPUs with strict sequencing and fault tolerance.

IC Role / Device Role / Timing Role: Voltage-mode buck controller with PGOOD, SYNCH, and hiccup-mode OCP for reliable multi-phase coordination.

Use Value: Synchronization pin allows phase interleaving across multiple L6725ATR units, reducing input ripple and improving thermal distribution.

Industrial FPGA Power Supply

Embedded System Point-of-Load

Use Scenario: Programmable logic supply requiring adjustable output, pre-bias startup, and robust overvoltage/overcurrent protection.

IC Role / Device Role / Timing Role: Flexible buck controller supporting external reference and dual OCP thresholds for configurable safety margins.

Use Value: External reference mode (0–2.5 V) enables adaptive voltage scaling; OVP triggers immediate LGATE activation to clamp output during fault.

Use Scenario: Low-power embedded subsystem requiring stable 0.6–3.3 V rail from wide-input industrial bus (e.g., 3.3–18 V).

IC Role / Device Role / Timing Role: Integrated PWM controller with internal 5 V LDO (VCCDR) and bootstrap management - minimizes external components.

Use Value: 1.8 V minimum input enables operation directly from Li-ion or backup supplies; SO16N package supports automated assembly and thermal relief.

Equivalent & Alternatives

The following parts are listed as comparable options for similar synchronous buck controller applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
ISL6269CRZ-T	Fixed 300 kHz frequency; no EAREF-based frequency select; only high-side R_DS(on) sensing (no OCL pin)	Lacks valley-current protection and pre-bias startup - less suitable for high-reliability FPGA or GPU rails with dynamic load profiles	Choose ISL6269CRZ-T only if fixed frequency and simpler OCP are acceptable, and thermal margin allows omission of valley-current monitoring.
TPS54620RGYT	Current-mode control; integrated MOSFETs; no external PHASE/BOOT/HGATE/LGATE pins - monolithic vs. controller architecture	Not pin-compatible; limited to ≤6 A output; lacks SYNCH and PGOOD - unsuitable for multi-phase or high-current discrete designs	Use TPS54620RGYT only for space-constrained ≤6 A applications where integration outweighs flexibility and scalability needs.

Compared with ISL6269CRZ-T and TPS54620RGYT, the L6725ATR uniquely combines dual R_DS(on) OCP, programmable frequency, pre-bias startup, and master-slave synchronization - making it optimal for high-current, high-reliability synchronous buck designs requiring discrete MOSFET optimization and system-level coordination.

Availability

L6725ATR is available at Aetrix Electronics and suitable for graphics card VRMs, server CPU core rails, and industrial FPGA power supplies requiring stable component supply, long-term lifecycle support, and traceable sourcing.

Supply support for L6725ATR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, specializing in power management, microcontrollers, and analog ICs for industrial, automotive, and computing markets.

The L6725ATR belongs to ST's high-performance DC-DC controller product line, designed specifically for synchronous buck topologies in demanding low-voltage, high-current applications such as graphics cards and server power delivery.

FAQ

What is the function of the EAREF pin on the L6725ATR?

The EAREF pin selects both the reference source (internal 0.6 V or external 0–2.5 V) and switching frequency (250 kHz or 500 kHz) based on its voltage relative to VCCDR. At power-on, the device samples and latches this voltage; it is not dynamically reconfigurable during operation. The pin includes an internal 2.5 V clamp and 100 kΩ pull-down resistor for stable divider design.

How does the bootstrap anti-discharging system improve performance?

The bootstrap anti-discharging system prevents rapid discharge of the BOOT capacitor during very short high-side on-times (<100 ns), ensuring sufficient gate drive voltage remains for reliable MOSFET turn-on. This enables stable operation at high switching frequencies and low duty cycles - critical for high-step-down ratios in modern core voltage applications.

Can the L6725ATR operate with a pre-biased output voltage?

Yes - the L6725ATR supports pre-bias startup by disabling sink current capability during the soft-start phase. This prevents reverse current flow into a pre-charged output, allowing safe ramp-up even when V_OUT is initially non-zero. The SS/INH pin must rise above 0.5 V to initiate soft-start, and the device enters normal regulation once V_SS reaches ~3.5 V.

What distinguishes the L6725ATR from the base L6725 variant?

The L6725ATR adds two key functions absent in the L6725: PGOOD (open-drain power-good output active at 90–110% V_FB) and SYNCH (master-slave synchronization input). These enable system-level power sequencing and phase-interleaved multi-controller operation - essential for graphics cards and high-density server VRMs where timing coordination and fault signaling are mandatory.

L6725ATR Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: -

Package/Case:: 16-SOIC (0.154", 3.90mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Output Type:: Transistor Driver

Function:: Step-Down

Output Configuration:: Positive

Topology:: Buck

Number of Outputs:: 1

Output Phases:: 1

Voltage - Supply (Vcc/Vdd):: 4.5V ~ 18V

Frequency - Switching:: 250kHz, 500kHz

Duty Cycle (Max):: 100%

Synchronous Rectifier:: Yes

Clock Sync:: Yes

Serial Interfaces:: -

Control Features:: Current Limit, Phase Control, Power Good, Soft Start

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 16-SO

L6725ATR FAQ

1.How can I place an order for L6725ATR through Aetrix?

Please submit a Request for Quotation (RFQ) for L6725ATR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for L6725ATR reliable?

The price and inventory of L6725ATR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for L6725ATR is usually 5 days.

3.What payment methods are accepted for L6725ATR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for L6725ATR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for L6725ATR?

L6725ATR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your L6725ATR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for L6725ATR?

For technical support, including L6725ATR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your L6725ATR requirements.

6.How does Aetrix verify that L6725ATR is sourced from the original manufacturer or authorized distributors?

All L6725ATR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that L6725ATR meets industry standards.

7.What is the process for return or replacement of L6725ATR?

All L6725ATR units undergo pre-shipment inspection (PSI). If there is an issue with L6725ATR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The L6725ATR part is unused and in its original packaging.

Return procedure for L6725ATR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…